The Development of an 8051 Micro-Controller Evaluation and Training Board

Compiled by: Daniel Nel de Beer

This thesis is submitted in fulfilment of the requirements for the Master Degree in Technology in the School of Electrical Engineering of the Cape Technikon
Statement

It is hereby stated that the content of this thesis represents the own work of the candidate, and that the opinions herein are his own and not necessary a reflection of the opinions of the Cape Technikon.

The content of this thesis has not been submitted towards any other academic qualification.

A special word of acknowledgement must be included for the support given by the school and the staff of the School of Electrical Engineering of the Cape Technikon in terms of equipment, software, materials, time and finances.

DN de Beer  Pr.Eng.
Summary

The development of the 8051 Evaluation and Training Board was in response to fulfil a need to have a training board available for students at the start of a micro-controller course. This board must be used to get hands-on experience in the internal architecture, programming and operation of the controller through the testing of sample programs and exercises. It can act as an example of a practical micro-controller application board, and also as part of, or as an aid in the design and application of own projects.

The board had to be cheap enough so that each student can be issued with a personal board for the duration of the course. It had to be adequately self-sufficient to be portable and to operate independent of a host PC. In addition, it had to contain adequate "intelligence" to guide the student in the use of the board: have a quick re-programming turn-around cycle; and it must be possible to use the board for user program testing and debugging.

After drawing up an initial set of objectives and investigating the economic viability of similar systems in industry, an outline of the required design was made. This included the selection of suitable communication between the on-board Operating System and a user; the easiest way to load user programs into the board memory; and methods to test and debug this program.

All the normal support circuitry required by a micro-controller to accommodate a minimum system for operation was included into a single Field Programmable Gate Array.
The execution of the project was therefore divided into three distinct sections, the hardware, the firmware (Programmable Array configuration) and the software. In the design, the harmony between these sections had to be consolidated to yield a successful final product. The simplicity and ergonomics of the operation and application from a user's point of view, had to be accentuated and kept in mind throughout.

In a design of the complexity such as this, careful planning and the investigation of various methods of approach were essential. The use of many computer-aided design and other relevant computer packages was incorporated.

Interaction between the user and the Operating System on the board was done through a standard 16-character by 1-line LCD Display Module and a 32-key keyboard. The main feature of the Operating System was to enable the inspection and editing of all the memory locations on the micro-processor. The Operating System also contained the initial intelligence on the board to load user programs from a PC through an RS232 serial link.

For the testing and debugging of a user program, three Running Modes are available: The Single Step Mode, the Break Point Mode, and the real time Execute Mode. In the Single Step Mode the control will be handed back to the Operating System after the execution of every instruction of the user program. For the Break Point Mode control will only be handed to the Operating System at user-defined break points. In the real time Execute Mode, the program will run at the design speed. By pressing an appropriate key, the user may create a temporary break or interrupt at any point. The control would then be handed over to the Operating System immediately.

Summary
With an intelligent display unit available, the options and selections in the Operating System was done by a so-called "menu driven" system. This makes the selection of a particular option between many, very easy. Unfortunately, with the many pathways available, it also made the software of the Operating System quite complex.

As an essential aid during the software design, various modifications to the conventional use of flow diagrams were developed to suit this specific type of application. This also proved its worth in the testing and debugging of the Operating System.

The hardware and firmware design had to cater for the decoding of all the input and output devices, the keyboard scanner and encoder, and also the external interrupt circuits. Various other features were also built into the firmware, such as the following:

Under normal circumstances the program of a micro-controller is stored in a non-volatile memory, such as an EPROM. The design of the controller chip itself does not cater in its instruction set or hardware controls, for writing to the code memory. To make it possible in this circuit to load and edit the code memory of a user program, a 32K byte battery backed-up RAM was used. Apart from the normal decoding at the lower 32K byte of the Code Memory map, it was also mapped and decoded as the top 32K bytes of External Data. This enabled the writing and reading of user code bytes to and from the code memory, and also the executing of these bytes as normal code.

The Operating System had to be completely transparent when a user program was tested. This means that the user program can be executed as if the Operating System was not there. To achieve this, the user program had to be placed at the normal start of the code memory map with all its user-interrupt vectors available. At power up, and when the
Operating System was taking over control, however, the Operating System requires the same reset and interrupt vectors address locations occupied by the user program. In fact, the whole Single Step and Break Point Modes of operation are based on a software generated interrupt and an "Interrupt 0" subroutine being available to the Operating System. The hardware was therefore designed to swap the address decoding of the first 48 code bytes of the user program with the addresses of the Operating System. Just before a user program step was executed, the user vector addresses would be selected. On power up or after a Single Step or Break Point interrupt, the addresses of the Operating System would be selected. It will be swapped long enough to make a "Long Jump" out of the vector address area into the Operating System code, higher up on the code memory map.

To facilitate the building and testing of own projects by the user, an extension socket was included on the board. It allows direct access to all the pins of the micro-controller. The board can therefore be used as an easy re-programmable minimum controller system, and the user only had to add his specific additional input and output circuits to the system. Exhaustive prototype testing can then be done before a final independent board is designed and built.

Fifteen of the training boards were built and issued to students of mixed experience in a micro-controllers course. It had to test the reaction to, and the shortcomings of the board. For the first time micro-controller students, the impact was a little overwhelming. It took a few weeks until they have gathered sufficient background and experience, before some smaller projects on the board were attempted. For the more experienced students, however, who have been through the labourious EPROM erase and re-programming
phases, and who were more acquainted with the structure of a micro-controller system, the ease of use and application of the board were more appreciated. Some shortcomings in the unconventional placement of the user program higher in the code memory map initially, only became apparent when program modules were written in the "C for Micro-Controller" language, and linked and placed automatically by the "Linker" program. These shortcomings have subsequently been corrected.

It can be concluded that the training board was only partially successful for new micro-controller students. Based on the observations in the course, it is recommended that the board should only be issued and used by students who are further advanced in the application of micro-controllers. A much simpler 8051 applications board would be more suitable for first time micro-controller students.

Based on the experience gained in the development of the training board, such a simpler board has subsequently been developed. It proved to be a huge success.

Summary
Samevatting

Die ontwikkeling van die 8051 Evaluering and Opleidingsbord het ontstaan om die leemte te vul om 'n toepassingsbord vir studente onmiddelik beskikbaar te hé, reg vanaf die begin van 'n mikro-beheerder kursus. Hierdie bord kan as 'n fisies betrokke metode gebruik word om bekend te raak met die interne argitektuur, programmering en werking van die beheerder, deur die toetsing van gegewe programme en oefeninge. Dit kan ook dien as 'n voorbeeld van 'n praktiese mikro-beheerder toepassing, of as deel van, of as hulpmiddel in die ontwerp en toepassing van eie ontwerpe.

Die bord moet goedkoop genoeg wees sodat elke student uitgereik kan word met 'n persoonlike bord vir die duur van 'n kursus. Dit moet kompleks genoeg wees om draagbaar en op sy eie te kan werk, onafhanklik van 'n gasheer rekenaar. Ook moet dit genoeg "intellengenie" hé om die student te lei in die gebruik van die bord; dit moet gebruik maak van 'n vinnige metode vir herprogrammering; en die vermoë hé om gebruik te kan word in die toetsing en ontfouting van 'n gebruikersprogram.

Nadat die aanvanklike objektiewe daargestel en die ekonomiese vatbaarheid van soortgelyke stelsels in die industrie ondersoek is, is 'n geheelbeeld van die benodigde ontwerp gemaak. Dit het die keuse van toepaslike kommunikasie tussen die bedryfstelsel en die gebruiker; die maklikste metode om gebruikersprogramme in die geheue te laai; asook metodes om hierdie program te toets en te ontfout, ingesluit.

Al die normale ondersteuningstroombane benodig vir 'n minimum mikro-beheerder stelsel is ingebou op die board in 'n enkele Bedryfsprogrammeerbare Logiese Hek Reekstroombaan ("FPGA"). Die uitvoering van die projek was daardeur ingedeel in drie
definitiewe afdelings, die hardware, die firmware (die samestelling van die Programmeerbare Reeks-stroombaan) en die sagteware. Die nougesette samewerking tussen hierdie stelsels was noodsaklik vir die suksesvolle werking van die finale produk. Die eenvoud en ergonomie van die werking en toepassing vanuit 'n gebruikersoogpunt, moes beklemttoen en gedurig voor oë gehou word.

In 'n ontwerp met sulke kompleksiteit, is versigtige beplanning en die ondersoek van verskeie metodes van benadering noodsaklik. Die gebruik van vele rekenaar gerugsteunde ontwerp- en ander toepaslike rekenaar pakette is ingespan.

Interaksie tussen die gebruiker en die Bedryfstelsel van die bord word gedoen deur 'n standaard 16-karakter by 1-lyn LCD vertoonseenheid en 'n 32-sleutel sleutelbord. Die hoof eienskap van die Bedryfstelsel is die inspeksie en nasien van al die geheue adresse van die mikro-beheerder stelsel. Die Bedryfstelsel bevat ook die nodige intelligensie op die bord om gebruikersprogramme vanaf 'n rekenaar te laai deur 'n RS232 serie verbinding.

Vir die toetsing en ontfouting van 'n gebruikersprogram is drie uitvoeringsmetodes beskikbaar, die Enkel Trap Metode, die Breekpunt Metode en die intydse Uitvoeringsmetode. In die Enkel Trap Metode, sal beheer oorhandig word aan die Bedryfstelsel na die uitvoering van elke enkele instruksie van die gebruikersprogram. Vir die Breekpunt Metode, sal beheer net oorhandig word aan die Bedryfstelsel op gebruikersgedefinieerde punte. In die intydse Uitvoeringsmetode, sal die program teen ontwerpspoed loop. In hierdie metode kan die gebruikar die program op enige plek tydelik onderbreek deur 'n toepaslike sleutel te druk. Beheer sal dan onmiddelik oorgeplaas word na die Bedryfstelsel.

**Samevatting**
Met ’n intelligente vertoon eenheid beskikbaar, is die opsies en keuses in die Bedryfstelsel beheer deur ’n sogenaamde "spyskaart-aangedrewe stelsel". Dit maak die keuse van een spesifieke opsie tussen vele ander baie maklik. Ongelukkig, met so veel moontlike uitvoeringspaie beskikbaar, was die sagteware van die Bedryfstelsel redelik kompleks.

As ’n noodsaaklike hulpmiddel in die sagteware ontwerp is verskeie verbeterings gemaak aan die konvensionele gebruik van vloeddiagramme om aan te pas by die spesifieke toepassing van hierdie projek. Hierdie verbeterings het ook hulle nut bewys tydens die toetsing en ontfouting van die Bedryfstelsel.

Die hardeware en fermware van die ontwerp moes voorsien vir die dekodering van die inset en uitgang randapparate, die sleutelbord skandering en dekodering, asook die eksterne onderbrekingstroombane. Verskeie ander spesiale toepassings is ook ingebou in die fermware, waaronder die volgende:

Onder normale omstandighede sal die program van ’n mikro-beheerder in ’n nie-vernieuigbare geheue, soos ’n EPROM, gestoor word. Die beheerder maak nie voorsiening in die instruksie stel of in die hardeware beheer vir die skryf van data na die kode geheue nie. Om dit moontlik te maak vir hierdie stelsel om gebruikersprogramme te laai en te verander in die kode geheue, is ’n 32K greep battery-gerugsteunde lees-en-skryf geheue-element (RAM) gebruik. Bo en behalwe die normale toegang as kode geheue op die onderste 32K greep helfte van die kode geheue, is die element ook gedekodeer om beskikbaar te wees vir lees en skryf op die boonste helfte en die eksterne data geheue. Dit was nou moonlik om masjienkode data grepe na die kode geheue te lees en te skryf, en hierdie grepe dan te kan uitvoer as gewone kode.

_Samevanging_
Die Bedryfstelsel moes geheel en al "deursigtig" wees terwyl 'n gebruikers-program uitgevoer word. Dit beteken dat die program uitgevoer moet word asof die Bedryfstelsel nie bestaan nie. Om dit te bewerkstellig moes die gebruikersprogram in die onderste gedeelte van die kode-geheue geplaas word, met al die onderbrekingsvektore van die gebruikersprogram beskikbaar. Tog moes die selfde herstel- en onderbrekingsvektor adresse beskikbaar wees vir die Bedryfstelsel nadat die stelsel aangesakel is, of as die beheer oorgeplaas word vanaf die toetsing van 'n gebruikers program. Die hele Enkel Trap en Breekpunt uitvoeringsmetodes is inderdaad gebaseer op 'n sagteware-gegenerede onderbreking en die gebruik van sy eie "Onderbrekingsroetine nommer 0" deur die Bedryfstelsel. Die hardeware is dus ontwerp om die eerste 48 kode grepe van die gebruikersprogram om te ruil met die van die Bedryfstelsel. Net voor 'n instruksie van die gebruikersprogram uitgevoer gaan word, word die gebruikersadres-gedeelte ingesakel. Na die aanskakeling van die bord, of na 'n Enkel Trap of Breekpunt onderbreking moet die Bedryfstelsel se adres-gedeelte ingesakel word. Die omruiling sal lank genoeg duur om uit die lae adres-gedeelte te spring met 'n "Long Jump" na die Bedryfstelsel hoër op in die kode geheue.

Om die bou en toets van eie projekte deur die gebruiker moontlik te maak, is 'n uitbreidingsok aangebring op die bord. Dit verleen direkte toegang na al die verbindingspennetjies van die mikro-beheerder. Die bord kan dan gebruik word as 'n maklik herprogrammeerbare minumum stelsel. Die gebruiker hoef slegs sy eie addisionele inset en uitgangstroombane by te voeg. Uitgebreide en volledige prototipe toetsing kan dan gedoen word voor die ontwerp en bou van sy eie finale stroombaan.

Samevatting
Vyftien van die opleidingsbordjies is gebou en uitgereik aan studente met wisselende ervaring in 'n mikro-beheerder kursus. Dit sou die reaksie teenoor, en die tekortkominge van die bord teots. Vir nuwe mikro-beheerder studente was die impak 'n bietjie oorwel digend. Dit het 'n hele paar weke geneem voordat die studente genoeg agtergrond en ondervinding opgebou het om klein projekkies op die bord te toets. Meer gevorderde studente, wat reeds deur die langdragige EPROM uitvee- en herprogrammeringsfases was, en ook meer bekend was met die struktuur van 'n mikro-beheerder stelsel, het die gemak van die gebruik en die toepassing van die bord meer waardeer. Daar was 'n paar tekortkominge soos die ongerief van die onkonvensionele plasing van die gebruikersprogram oorspronklik hoër op in die kode geheue. Dit het eers duidelik geword nadat "C vir Mikro-Beheerder" programmodules outomaties deur die "Linker" gekoppel en geplaas is in die finale program. Hierdie tekortkominge is sederdien reggestel.

Die gevolgtrekking kan gemaak word dat die opleidingsbord net gedeeltelik suksesvol was vir nuwe mikro-beheerder studente. Gebasseer op die waarnemings gemaak tydens die kursus, word dit aanbeveel dat die bord net aan meer gevorderde studente uitgereik moet word. 'n Eenvoudiger 8051 toepassingsbord sal meer van toepassing wees op die nuwe mikro-beheerder studente.

Gebasseer op die kennis opgedoen in die ontwikkeling van hierdie opleidingsbord, is 'n eenvoudiger opleidingsbordtjie sederdien ontwerp. Dié het homself reeds bewys as 'n groot sukses.
Table of Contents

List of Illustrations viii
Software Routine Listing xi
Page References xiii
Glossary of Terms xiii

1. Introduction 1
   1.1. The Development of Micro-Controllers 1
   1.2. Teaching Micro-Controller Operation and Applications 3
   1.3. The Basic Requirements of the Training Board 4

2. Design Objectives 6

3. Investigation of Similar Existing Systems 11

4. Design Considerations 12
   4.1. Basic Architecture and Memory Map of an 8051 Micro-Controller 12
   4.2. Access to External Data 14
   4.3. The Memory Map Organisation for this Project 16
   4.4. Interrupt Code Memory Segment Swapping and Decoding 18
   4.5. Hardware Address Decoding and Other I/O Circuits 19
   4.6. The LCA Configuration 20
   4.7. The Initial Seeding Process 21

5. Product Description 23
   5.1. General Layout and Component Identification 23
5.2. Communication Between the User and the Operating System 25
5.3. An Overview of the Modes of the Operating System 27
5.4. The On-screen Help Facility 30

6. Product Specification 31
6.1. General Specifications 31
6.2. Computer Software Requirements and Data Files 32
6.3. The RS232 Serial Link 32
6.4. The 64K Byte Code Memory Map 32
6.5. The 64K Byte External Data Memory Map 32

7. Operating Modes 34
7.1. The Operating System Mode 34
7.2. The Single Step Mode 34
7.3. The Break Point Mode 35
7.4. The Execute Mode 35

8. Operating Procedures 36
8.1. Setting-Up Procedure 36
8.2. Power-Up and LCA Initialization 37
8.3. The Help Menus 39
8.4. The Main Menu and Sub-Menu Selection 39
8.5. Mode 1: Edit Memory Segment Mode 41
8.6. Mode 2: Edit Pre-Interrupt Registers 44
8.7. Mode 3: Store Internal Data and System Variables 47
<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>8.8.</td>
<td>Mode 4: Restore Internal Data and System Variables</td>
</tr>
<tr>
<td>8.9.</td>
<td>Mode 5: Execute a User Program</td>
</tr>
<tr>
<td>8.10.</td>
<td>Mode 6: Execute a User Program in the Single Step Mode</td>
</tr>
<tr>
<td>8.11.</td>
<td>Mode 7: Execute a User Program in the Break Point Mode</td>
</tr>
<tr>
<td>8.12.</td>
<td>Mode 8: Clear Internal Data Memory</td>
</tr>
<tr>
<td>8.13.</td>
<td>Mode 9: Clear the User Program Area</td>
</tr>
<tr>
<td>8.14.</td>
<td>Mode A: Clear the Break Point Table</td>
</tr>
<tr>
<td>8.15.</td>
<td>Mode B: Load a Program or Data through the RS232 Link</td>
</tr>
<tr>
<td>8.16.</td>
<td>Mode C: Dumping a Block of Data through the RS232 Link</td>
</tr>
<tr>
<td>8.17.</td>
<td>Mode D: Move a Block of External Data</td>
</tr>
<tr>
<td>8.18.</td>
<td>Mode E: Protect/Unprotect Memory</td>
</tr>
<tr>
<td>8.19.</td>
<td>Mode F: Save Internal Data and Switch Off</td>
</tr>
<tr>
<td>8.20.</td>
<td>The Seeding Process of the Board</td>
</tr>
</tbody>
</table>

9. The Hardware and Firmware Description

9.1. An Overview of the Xilinx 2064 Series LCA

9.1.1 The Configurable Logic Block (CLB)

9.1.2 The Storage Element

9.1.3 The Complete Configurable Logic Block

9.1.4 The Input/Output Blocks

9.1.5 CLB and I/O Block Interconnections

9.1.6 The LCA Special and General Purpose Pins

9.1.7 The Configuration Modes for an LCA device

9.1.8 The Design Entry to Realise an LCA Configuration
9.2. The Hardware Circuits Required to be Built into the LCA

9.2.1 The Address Latch

9.2.2 The Keyboard Scanner and Decoder

9.2.3 The LCA Control Register

9.2.4 The Code RAM Decoding

9.2.5 The External Data RAM Decoding

9.2.6 The Display Module Decoding

9.2.7 The Two User I/O Select Line Decoders

9.2.8 The Micro-Processor Reset Control

9.2.9 The Interrupt 0 and Reset Vector Swapping Circuits

9.3. Additional Hardware Circuits External to the LCA

9.3.1 The Power Control Circuits

9.3.2 The RS232 Serial Link to the PC

9.3.3 The Seeding Circuits and Jumpers

9.3.4 The LCA Configuration for the Seeding Process

9.3.5 The 62-Pin Extension Edge Connector

10. Software Description

10.1. Approach to Writing the Operating System

10.2. Assembler Language vs "C for Micro-Controllers"

10.3. An Overview of the Operating System

10.4. Internal Data System Variables and Stack Definition

10.5. System Input/Output Addresses

10.6. General Startup Routines after Power-Up or a Reset
10.7. Mode 0: The Main Menu 108
10.8. Mode 1: Edit Memory Segment 112
10.9. Mode 2: Edit Pre-Interrupt Registers 130
10.10. Modes 3 and 4: Store and Retrieve Internal Data and System Variables 141
10.11. Mode 5: Execute a User Program in Real Time 149
10.12. Modes 6 and 7: Run a User Program in the "Single Step" or "Break Point" Modes 150
10.13. Modes 8, 9 and A: Bulk clearing of Internal Data, the User Program Area and the Break Point Table 163
10.15. Mode C: Dump External Data to the PC through the RS232 Link 179
10.16. Mode D: External Data Block Move 185
10.17. Modes E and F: Protect/Unprotect Memory and Save and Off Modes 191
10.18. The Help Subroutine 196
10.19. The Interrupt 0 Subroutine 201
10.20. Restore and Return to Execute the User Program Routine 217
10.21. Supplementary Subroutines: Delay, Display and Keyboard Drive 222

11. Power Economy and Conservation 230

12. The Hardware and Software Debugging and Performance Tests 232
12.1. Hardware Integrity and Power Supply Control Tests 232
12.2. Fault Finding the Rest of the Hardware 232
12.3. The Manual Input/Output Micro-Controller Emulator 233
12.4. Hardware and Firmware Testing 235
## Appendices

<table>
<thead>
<tr>
<th>Appendix</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>The Complete External Board Schematic Diagram</td>
<td>270</td>
</tr>
<tr>
<td>B</td>
<td>The Complete DECODER Schematic Diagram</td>
<td>271</td>
</tr>
<tr>
<td>C</td>
<td>The Complete SHIFT REGISTER Schematic Diagram</td>
<td>272</td>
</tr>
<tr>
<td>D</td>
<td>Numbers and Functions of the Extension Edge Connector Pins</td>
<td>273</td>
</tr>
<tr>
<td>E</td>
<td>Memory Map Allocations and Bulk Storage Addresses</td>
<td>277</td>
</tr>
<tr>
<td>F</td>
<td>The Pinouts and Functions of the XC2064 PLCC68 LCA Package</td>
<td>280</td>
</tr>
<tr>
<td>G</td>
<td>The Seeding Serial Data Download Cable</td>
<td>283</td>
</tr>
<tr>
<td>H</td>
<td>Listing of the Seeding Driver Program: SEED.EXE</td>
<td>284</td>
</tr>
<tr>
<td>I</td>
<td>Useful Subroutines Already Existing in the Operating System</td>
<td>291</td>
</tr>
<tr>
<td>J</td>
<td>The LCD Display Module and Control Commands</td>
<td>296</td>
</tr>
<tr>
<td>K</td>
<td>The Binary and INTEL Hex Format Files</td>
<td>305</td>
</tr>
<tr>
<td>L</td>
<td>The Component List for the Training Board</td>
<td>308</td>
</tr>
<tr>
<td>M</td>
<td>The Component Overlay and Connections</td>
<td>312</td>
</tr>
<tr>
<td>N</td>
<td>The Micro-Controller Board Netlist</td>
<td>313</td>
</tr>
<tr>
<td>O</td>
<td>Costing and Suppliers of the Components of the Board</td>
<td>318</td>
</tr>
</tbody>
</table>
List of Illustrations

<table>
<thead>
<tr>
<th>Illustration</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fig. 4.1. Memory Maps Available to the 8051 Micro-Controller</td>
<td>13</td>
</tr>
<tr>
<td>Fig. 4.2. Access to External Memory</td>
<td>15</td>
</tr>
<tr>
<td>Fig. 4.3. Dual Mapping of the Code Memory IC</td>
<td>17</td>
</tr>
<tr>
<td>Fig. 4.4. Reset and Interrupt Vector Swapping</td>
<td>19</td>
</tr>
<tr>
<td>Fig. 5.2. The Layout of the Key Pads</td>
<td>25</td>
</tr>
<tr>
<td>Fig. 9.1. The CLB Combinatorial Logic Circuit</td>
<td>71</td>
</tr>
<tr>
<td>Fig. 9.3. The Combinatorial Circuit Options</td>
<td>73</td>
</tr>
<tr>
<td>Fig. 9.3. The CLB Storage Element</td>
<td>73</td>
</tr>
<tr>
<td>Fig. 9.4. The Storage Element Options</td>
<td>74</td>
</tr>
<tr>
<td>Fig. 9.5. The Complete Configurable Logic Block</td>
<td>74</td>
</tr>
<tr>
<td>Fig. 9.6. The LCA Input/Output Block</td>
<td>75</td>
</tr>
<tr>
<td>Fig. 9.7. The Address Latch</td>
<td>81</td>
</tr>
<tr>
<td>Fig. 9.8. The Keyboard Scanner and Decoder</td>
<td>82</td>
</tr>
<tr>
<td>Fig. 9.9. The Interrupt 0 Circuit Diagram</td>
<td>88</td>
</tr>
<tr>
<td>Fig. 9.10. The Power Control Circuits</td>
<td>90</td>
</tr>
<tr>
<td>Fig. 9.11. The RS232 Cable Through Connections</td>
<td>92</td>
</tr>
<tr>
<td>Fig. 9.12. The External Seeding and Select Circuits</td>
<td>94</td>
</tr>
<tr>
<td>Fig. 10.1. A Broad Based Flow Diagram</td>
<td>100</td>
</tr>
<tr>
<td>Fig. 10.2. The Initialisation Flow Diagram</td>
<td>105</td>
</tr>
<tr>
<td>Fig. 10.3. The Main Menu Operating Diagram</td>
<td>108</td>
</tr>
<tr>
<td>Fig. 10.4. The Main Menu Flow Diagram</td>
<td>109</td>
</tr>
</tbody>
</table>

List of Illustrations viii
<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>10.5.</td>
<td>Edit Memory Segment Operating Diagram (2 pages)</td>
</tr>
<tr>
<td>10.7.</td>
<td>Edit Memory Segment Flow Diagram (4 pages)</td>
</tr>
<tr>
<td>10.11.</td>
<td>Edit Pre-Interrupt Registers Operating Diagram</td>
</tr>
<tr>
<td>10.12.</td>
<td>Edit Pre-Interrupt Registers Flow Diagram (2 pages)</td>
</tr>
<tr>
<td>10.14.</td>
<td>Save Data and System Variables Operating Diagram</td>
</tr>
<tr>
<td>10.15.</td>
<td>Retrieve Data and System Variables Operating Diagram</td>
</tr>
<tr>
<td>10.16.</td>
<td>Save Data and System Variables Flow Diagram</td>
</tr>
<tr>
<td>10.17.</td>
<td>Retrieve Data and System Variables Flow Diagram</td>
</tr>
<tr>
<td>10.18.</td>
<td>Execute a User Program Mode Operating Diagram</td>
</tr>
<tr>
<td>10.19.</td>
<td>Execute a User Program Mode Flow Diagram</td>
</tr>
<tr>
<td>10.20.</td>
<td>Single Step Selection Operating Diagram</td>
</tr>
<tr>
<td>10.21.</td>
<td>Break Point Selection Operating Diagram</td>
</tr>
<tr>
<td>10.22.</td>
<td>Single Step &amp; Break Point Selection Flow Diagrams</td>
</tr>
<tr>
<td>10.23.</td>
<td>Mode 8: Clear Internal Data Operating Diagram</td>
</tr>
<tr>
<td>10.24.</td>
<td>Mode 9: Clear Program Area Operating Diagram</td>
</tr>
<tr>
<td>10.25.</td>
<td>Mode A: Clear Break Point Table Operating Diagram</td>
</tr>
<tr>
<td>10.26.</td>
<td>Mode 8, 9 &amp; A: Clear Memory Areas Flow Diagrams</td>
</tr>
<tr>
<td>10.27.</td>
<td>RS232 Load Operating Diagram</td>
</tr>
<tr>
<td>10.28.</td>
<td>RS232 Load Flow Diagram</td>
</tr>
<tr>
<td>10.29.</td>
<td>Select Baud Rate Operating Diagram</td>
</tr>
<tr>
<td>10.30.</td>
<td>Select Baud Rate and Enter 2 Keys Flow Diagrams</td>
</tr>
<tr>
<td>10.31.</td>
<td>Dump Data through the RS232 Link Operating Diagram</td>
</tr>
<tr>
<td>10.32.</td>
<td>Dump Data through the RS232 Link Flow Diagrams</td>
</tr>
<tr>
<td>10.33.</td>
<td>An Overlapping Block Move</td>
</tr>
</tbody>
</table>

List of Illustrations
List of Illustrations
# Software Routine Listing Page References

<table>
<thead>
<tr>
<th>Routine</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Initialisation Routine</td>
<td>106</td>
</tr>
<tr>
<td>Main Menu - Mode 0</td>
<td>110</td>
</tr>
<tr>
<td>Mode 0 Jump Table</td>
<td>111</td>
</tr>
<tr>
<td>Edit Memory - Mode 1</td>
<td>120</td>
</tr>
<tr>
<td>Write Data to Variable SFR Subroutine</td>
<td>128</td>
</tr>
<tr>
<td>Read Data from Variable SFR Subroutine</td>
<td>128</td>
</tr>
<tr>
<td>Read Data from Selected Memory Segment Subroutine</td>
<td>129</td>
</tr>
<tr>
<td>Edit Pre-Interrupt Registers &amp; Data - Mode 20</td>
<td>135</td>
</tr>
<tr>
<td>Move or Increment Cursor Add for Mode 2 Subroutine</td>
<td>140</td>
</tr>
<tr>
<td>Save Internal Data &amp; System Variables - Mode 30</td>
<td>146</td>
</tr>
<tr>
<td>Save Internal Data and SFR Subroutine</td>
<td>146</td>
</tr>
<tr>
<td>Restoring Data &amp; System Variables - Mode 40</td>
<td>147</td>
</tr>
<tr>
<td>Execute a User Program - Mode 50</td>
<td>153</td>
</tr>
<tr>
<td>Select Single Step Execution - Mode 60</td>
<td>160</td>
</tr>
<tr>
<td>Edit Break Points and Start Execution - Mode 70</td>
<td>160</td>
</tr>
<tr>
<td>Clear Internal Data - Mode 80</td>
<td>165</td>
</tr>
<tr>
<td>Clear User Program Area - Mode 90</td>
<td>165</td>
</tr>
<tr>
<td>Clear Break Point Table - Mode A0</td>
<td>166</td>
</tr>
<tr>
<td>Load Data Through RS232 - Mode B0</td>
<td>172</td>
</tr>
<tr>
<td>Receive HEX Format Byte Subroutine</td>
<td>174</td>
</tr>
<tr>
<td>Select BAUD RATE Subroutine</td>
<td>176</td>
</tr>
<tr>
<td>Enter 2 Bytes from Keyboard Subroutine</td>
<td>177</td>
</tr>
</tbody>
</table>
Dumping Memory to RS232 - Mode C0
Transmit Nibble or Byte Subroutine
XData Block Move - Mode D0
Move Block by Incrementing Addresses Subroutine
Protect/Unprotect Memory - Mode E0
Write Protect/Unprotect OPSYS in Xdata Segment Subroutine
Save and Off - Mode F0
Help Subroutine
Help file Sequences
Help File Messages
Operating System Reset and Interrupt Vectors
Interrupt 0 Subroutine from 5003H
Restore & Exit Routine
Write some Data or Instruction to Display Module Subroutine
Wait Short Subroutine (40 μS)
Wait 1 or Wait a Part of a Second Subroutine
Clear Display Subroutine
Display 16-Character Message Subroutine
Read Keyboard Subroutine & Auto-off Timing
Binary Nibble to ASCII Conversion Subroutine
ASCII to Binary Conversion Subroutine
Messages Listing
User Test Program Listing

Software Routine Listings
## Glossary of Terms

<table>
<thead>
<tr>
<th>Term</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Assembler</td>
<td>&quot;Low level computer programming language&quot; / &quot;Software Tool program to convert an Assembler program into Machine Code Instructions&quot;.</td>
</tr>
<tr>
<td>Checkbyte</td>
<td>The byte value that, when added to the sum of a number of bytes (carries ignored), will make the total sum equal to zero.</td>
</tr>
<tr>
<td>Chip</td>
<td>Integrated Circuit</td>
</tr>
<tr>
<td>CLB</td>
<td>Configurable Logic Block</td>
</tr>
<tr>
<td>Code</td>
<td>Machine Code Instructions</td>
</tr>
<tr>
<td>DIL</td>
<td>Dual-In-Line (IC socket pins)</td>
</tr>
<tr>
<td>DIP</td>
<td>Dual-In-Line Pin Package</td>
</tr>
<tr>
<td>DMA</td>
<td>Direct Memory Access</td>
</tr>
<tr>
<td>DXF</td>
<td>A format of saving and transferring Drawing Files</td>
</tr>
<tr>
<td>EEPROM</td>
<td>Electrically Erasable Programmable Read Only Memory</td>
</tr>
<tr>
<td>EPROM</td>
<td>Erasable Programmable Read Only Memory</td>
</tr>
<tr>
<td>IC</td>
<td>Integrated Circuit</td>
</tr>
<tr>
<td>INTEL</td>
<td>International Micro-Processor Manufacturer</td>
</tr>
<tr>
<td>LCA</td>
<td>Logic Cell Array</td>
</tr>
<tr>
<td>LCD</td>
<td>Liquid Crystal Display</td>
</tr>
<tr>
<td>LED</td>
<td>Light Emitting Diode</td>
</tr>
<tr>
<td>LSB</td>
<td>Least Significant Bit</td>
</tr>
<tr>
<td>MAX232</td>
<td>IC used to Convert Conventional Logic Levels to RS232 levels</td>
</tr>
<tr>
<td>MSB</td>
<td>Most Significant Bit</td>
</tr>
<tr>
<td>Term</td>
<td>Definition</td>
</tr>
<tr>
<td>--------------</td>
<td>----------------------------------------------------------------------------</td>
</tr>
<tr>
<td>Netlist</td>
<td>List of the connections between the pins of all the components of an electronic circuit.</td>
</tr>
<tr>
<td>Non-Volatile</td>
<td>A memory IC that would <em>not</em> lose its contents when the power is removed.</td>
</tr>
<tr>
<td>Peripherals</td>
<td>Surrounding Support Devices</td>
</tr>
<tr>
<td>PC</td>
<td>Personal Computer</td>
</tr>
<tr>
<td>PCB</td>
<td>Printed Circuit Board</td>
</tr>
<tr>
<td>RAM</td>
<td>Random Access Memory - (normally volatile)</td>
</tr>
<tr>
<td>Rasterscan</td>
<td>Scanning the rows and columns of a matrix, such as the keys of a keyboard.</td>
</tr>
<tr>
<td>RS232</td>
<td>A Two-wire Computer Serial Communication Standard</td>
</tr>
<tr>
<td>SFR</td>
<td>Special Function Register(s)</td>
</tr>
<tr>
<td>Smart Socket</td>
<td>An IC socket for a memory chip that contains a backup battery</td>
</tr>
<tr>
<td>Seeding</td>
<td>The placing of the initial intelligence on the system</td>
</tr>
<tr>
<td>Userfriendly</td>
<td>Comfortable and predictable user interface with a machine or program</td>
</tr>
<tr>
<td>Volatile</td>
<td>A memory IC that would lose its contents when the power is removed.</td>
</tr>
<tr>
<td>Vcc</td>
<td>The positive supply voltage of an electronic circuit</td>
</tr>
<tr>
<td>Xdata</td>
<td>External Data (Memory)</td>
</tr>
<tr>
<td>Xilinx</td>
<td>International Manufacturer of Logic Cell Arrays</td>
</tr>
</tbody>
</table>
1. Introduction

1.1. The Development of Micro-Controllers

During the last decade or more, two distinct directions of computer system development became apparent:

On one side was the development for faster systems, with bigger memory capacity to handle large amounts of data. Overall, they were more versatile as general purpose computers that can be used in a variety of applications. This resulted in, for example, the INTEL 386, 486 and Pentium IBM compatible family of micro-processors. Simultaneously it also introduced a whole family of support chips that were essential for effective operation. These included the Bus Controller, the Programmable Timer, the Programmable Interrupt Controller, the DMA Controller, the Maths Co-processor and Parallel and Serial Interfaces. Some of these support chips have been incorporated into the later processors, or consolidated in large customer-specific ICs, but the aim was still to support a large bank of RAM or Random Access Memory. This inevitably led to systems with a complex hardware layout and a multiple of parallel interconnections between the various chips.

To maintain the versatility and general purpose application of the system, intelligence must normally be loaded into the system from a magnetic disk every time the computer is used. The standard interfaces for communication to and from the user are the computer screen and a keyboard.
The second direction of development was to be able to use the intelligence of computer power in simpler and more specific practical applications. To reduce the cost the hardware and chip count was reduced to a minimum. Intelligence should be available in the system at power-up in a non-volatile form that would not be destroyed when the power is switched off. For dedicated systems only a minimum level of communication with external hardware is required. This made the normal keyboard and monitor screen interfacing with a user superfluous. Inputs and outputs must be limited to include only the essential elements to maintain effective control and userfriendlyness: Inputs may be limited to one or a few push-buttons or sensors for directional control, and the outputs may be limited to a LED lighting up, or a relay switch being closed. Once a system is switched on, it should be able to initiate and do what it was designed to do, without any additional help.

This direction resulted in the development of the so-called micro-controllers, where all the essential parts of a working system were incorporated into a single chip. Special emphasis was placed on economy, hardware flexibility to adapt to various applications, and also power conservation. One such family of micro-controllers is the 8051 series from INTEL.

In industry, the 8051 embedded micro-controller is a very popular and versatile electronic tool. It can be used where-ever one requires a control system to have a bit more intelligence than what can be achieved through straightforward logic circuits. A personal computer or PC is designed to be as flexible as possible, to be able to manipulate and store large amounts of data and to have easy interaction between the computer and the user. In contrast a micro-controller is usually
dedicated to perform a specific task by using a fixed program. For economical reasons it is provided with just sufficient memory and other essential hardware to do the task. User interaction may be cut down to the bare necessities such as a single push button or a LED indicator.

Devices, such as programmable microwave ovens, sewing- and washing machines, electronic musical instruments, and also portable and battery driven devices, such as calculators, instruments and clever toys, are all perfectly suited to be controlled and made intelligent by a micro-controller.

1.2. Teaching Micro-Controller Operation and Applications

Industry is continuously in need of technicians who are familiar with the application of micro-controllers. At the Cape Technikon it was decided to dedicate some subjects to the operation and application of the 8051 series of micro-controllers. This will acquaint the students with micro-controller systems up to a point where they can be of immediate use in industry.

It usually takes a few weeks for a student in such a course to know the basic micro-controller system sufficiently well to design and build his own applications board. Furthermore they need considerable additional time to sort out all the hardware problems before the circuit finally works. This leaves very little time, in a semester course, to complete even a single project and still has sufficient practice in writing software and obtains a wider experience in other applications of the micro-controller as well.
To enable the students to start getting experience in the software and the building of small application projects as soon as possible, it has been decided to develop and build a relatively simple but versatile evaluation and training board. This board will contain all the essential parts of a minimum system that can easily be adapted to use in a wide variety of student projects and other applications.

Having the essential parts of a micro-controller system available on such a board, only a few project-specific peripheral components, such as sensors, analogue-to-digital converters, opto-isolators, etc., need to be added on an extension board to complete the circuit. It must then be possible, with a minimum turnover time; to write and alter software programs on a PC; to load it into the micro-controller immediately; and to do a few sample runs to test and improve the hardware and software.

1.3. The Basic Requirements of the Training Board

While micro-controllers were designed to be as simple as possible and very application-specific, such a training board must make the micro-controller chip sufficiently versatile and flexible to be used in a large variety of applications. This board should not hide or limit the basic system in a cluster of specific peripheral hardware devices and operation system software. The user must continuously be aware of and in touch with all the basic features and elements of the micro-controller. The user must still be able to debug the software and hardware and re-program the device with ease.
To make the board portable and independent of a host PC, the board must contain sufficient input control and output monitoring capabilities. It must use the computing power of the chip itself to provide a built-in Operating System. Neither the software of the Operating System, nor the hardware circuits used for monitoring the execution of a user application, must interfere with the normal operation of a user program. When a PC is available, it must also be possible to download a program with ease, or upload a current program or data to the PC for disk storage.
2. Design Objectives

1. The board must be as simple and as cheap as possible, easy to assemble, and all the components must be readily available.

2. The board must be portable, self-sufficient and independent of a host PC.

3. For economy, the board must be based on the 80C31 micro-controller. It must also be possible to use any of the other micro-controller members of the 8051 family as well, such as the 80C32, the factory programmed 8051 and 8052, or the EPROM based 87C51 and 87C52. For initial testing, it must be possible to disable the onboard code memory of those devices with built-in code memory.

4. The system must have sufficient peripheral devices to enable sensible user communication with the board without any additional external equipment.

5. User data entry and the control of the system must be from two 16-key pads, one for normal hexadecimal values, and the other for general system control.

6. User monitoring of the Operating System must be through a 16-character by 1-line LCD Display Module.

7. The I/O devices must not limit or tie down the general use of any of the ports, so that the system can be used and extended for user applications without any prerequisites.
8. All the relevant signal lines of the micro-controller must be available for connection to external test and application circuits through a 62-pin extension socket.

9. The system must have approximately 32K bytes of Code memory and 32K bytes of external data memory available.

10. The code and data memory must be battery backed-up RAM based (Random Access Memory), using smart sockets, to make it possible to re-program the code memory without the normal twenty minute ultraviolet exposure for erasing and the special programming equipment required by EPROMs.

11. The code memory must be Random Access Memory (RAM). After a user program has been loaded into the system, it must be possible to edit and change the byte values on the board, without having to go through the complete program assembling procedure again.

12. The programming procedures and requirements must be simple and portable to any PC, and must not be limited to a few PCs with special hardware and software installations for programming.

13. Programming the code memory must be possible, without having physically to remove the device or any other IC from the board.

14. Using smart sockets, the system does not require an additional battery for memory backup to maintain the data when the system is transported between external power supplies. A small onboard battery must be included to make

2. Design Objectives
the board portable and supply power to the board for normal operation when an external supply is not available.

15. The supply to the board must be either from the onboard battery, or from an external supply, with a fool proof switch-over system between the sources. This is essential to not charge and damage the onboard battery when an external supply is used.

16. The system must be protected against accidental supply reversal, and have an onboard regulator to desensitise and protect the circuit against supply voltage variations and accidental circuit over-currents.

17. The system must contain an onboard Operating System, which must incorporate the use of the LCD Display Module and the keyboard. This Operating System must enable access and editing of the Code, the Internal and External Data Memories and the Special Functions Registers of the micro-controller.

18. The Operating System must enable the loading of programs and data from a PC through the RS232 serial port, and also the dumping of programs and data to the PC for disk storage.

19. Through the Operating System, it must be possible to execute a user program in a real time Execute Mode; or run a program in the Single Step Mode; or run a program in user defined Break Point Mode. The last two modes should provide access for inspection and editing of all the registers and memory.

2. Design Objectives
locations after each step or breakpoint.

20. After any Single Step or Breakpoint interrupt, the storing of all the system variables and Special Function Register values must be possible. This data can be retrieved at a later stage, so that a program can be started again at the same program step and with exactly the same system variables and SFR values.

21. The Operating System must also enable bulk erasing of the Code segment, the Internal Data memory segment and the user defined breakpoint table.

22. Block movement of data of any size and direction must be possible between any combination of code, internal or external data memory.

23. The system must contain a three minute auto-off facility to conserve power, when the system is not used during the prescribed period. Before the system switches off, the micro-controller contents must be stored in the battery backed up RAM, so that important data and settings will not be lost.

24. On-screen help facilities must exist for all operating modes to assist a user in the explanation of each mode, and the action keys required for successful operation.

25. To place the initial intelligence on the board, a seeding process through a serial download connection to the parallel printer port of a PC must exist. This will load the Operating System into the battery backed-up code memory. Afterwards, the RS232 port can be used for all other downloading.
26. A program for the PC must be written to read the seeding-, the normal configuration-, and the Operating System data from a disk file and convert it into a suitable format for the seeding process.

27. To investigate the power requirements of the circuit, and adjust, redesign and adapt the circuit for minimum power dissipation and battery economy.

28. To compile a comprehensive operating- and maintenance manual for the system.

29. To test the effectiveness of the training board in a classroom situation, where each student will be issued with a personal training board for the duration of the course.

30. Based on the response obtained from the students, the hardware, firmware and software must be updated to suit any omitted requirements.

31. The general operation and programming of the board must be simple, ergonomic and userfriendly.

2. Design Objectives
3. Investigation of Similar Existing Systems

There are various micro-controller development and training systems available. They mainly consist of some type of basic micro-controller board with some input and output devices for limited user communication and control. Most of these systems use EPROM based code memory for the Operating System and volatile RAM for the user programs, mapped higher up in the code memory segment.

An EPROM based code memory system is totally unsuited for a classroom situation, as each student cannot afford his personal EPROM eraser and programmer. That means he has to queue up for erasure and programming of his EPROM chip, every time he makes the slightest change in his software development.

One system from DALLAS, the DS5000, does have programmable code memory, but software from a PC entirely drives this system, and can only work while it is connected to the serial port.

Various evaluation systems, similar to this project, have been designed and built by the author over the last fifteen years. All of these systems have had some shortcomings and limitations. These should be amended by this project.

None of the systems investigated complied with the economy, flexibility, portability and userfriendlyness that were required by the initial objectives of this project.
4. Design Considerations

To appreciate the narrow design limits in which this project has to fall, a brief discussion of the basic architecture and minimum system requirements of an 8051 micro-controller system will be discussed initially:

4.1. Basic Architecture and Memory Map of an 8051 Micro-Controller

The 8051-family of micro-controllers has been designed to be as versatile as possible. It can be used in many applications with the addition of the minimum of hardware. Instead of the normal address, data and control busses found in other micro-processor systems, the micro-controller does all its communication with the outside world through four 8-bit bidirectional ports. In some special applications, some port pins are sacrificed for specific functions. The general philosophy is that if a port pin is not used for its specific function, it must be available for general use. Built into the micro-controller are two general purpose timers or counters, a serial asynchronous communication port, two external interrupt sources and a limited amount of internal Random Access Memory. The internal data memory is limited to 128 bytes, and should more data space be required, up to 64K bytes of external data memory can be added.

Various options for the code or program memory storage are available in the micro-controller: It may be factory programmed memory, erasable programmable read only memory, one-time programmable memory, or no external code memory. The latter device is the most economical choice. If more code memory is required
for those devices with limited internal code memory, up to 64K bytes of external code memory can be added. With internal code memory, it may be possible to have an entire system consisting of a single IC. It will contain the code memory, some data memory, timers or counters, serial communication port, and thirty-two bidirectional port pins for interaction with the outside world. The ports are divided into four groups of eight pins each, "Port 0" to "Port 3".

Unlike 8086 systems, where the entire memory map is available and accessible for programs and data, a micro-controller uses a completely separate Read Only code memory map. An additional 64K bytes of external data memory can be added if required. The memory maps for an 8051 system, using external code and external data memory, are as follows:

<table>
<thead>
<tr>
<th>Code Memory</th>
<th>Internal Data Memory</th>
<th>External Data Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>FFFFh</td>
<td>FFFh</td>
<td>64K Bytes Code</td>
</tr>
<tr>
<td></td>
<td>FFh</td>
<td>128 Bytes SFR</td>
</tr>
<tr>
<td></td>
<td>80h</td>
<td>128 Bytes Data</td>
</tr>
<tr>
<td>0000h</td>
<td>00h</td>
<td>64K Bytes Data</td>
</tr>
</tbody>
</table>

Fig. 4.1. Memory Maps Available to the 8051 Micro-Controller

Note: Addresses are shown in the hexadecimal notation.
4.2. Access to External Data

Two ports plus two additional control lines are sacrificed to enable immediate and high speed access to external memory. To address 64K bytes external addresses of 8 bits each, at least sixteen address and eight data lines are required. This is besides the read and write control lines. Port 2 is used for the higher eight bits of the sixteen bit address word. Port 0 is used for the low address byte and the data input/output in a time multiplexed system.

To access external code or data, the high address is placed on Port 2 simultaneously with the low address byte on Port 0. An Address Latch Enable (ALE) control line is taken high, and the external hardware must provide for an 8-bit address latch to capture the low address and keep it stable during the rest of the operation.

To read data from the code memory, the Program Store Enable (PSEN), must enable the data from the Code Memory, and place it on the Port 0 pins to be read. The ALE and PSEN control lines are separate controls that are not included and are not part of the dual function port pins.

To read data from the External Data Memory, one of the dual function port pins of Port 3, the Read Control, must be used to enable the data output from the memory IC. Similarly, another dual function port pins of Port 3, the Write Control, must be used to write the data from the processor on Port 0 to the memory IC. The basic external memory address access system required by the 80C31 micro-controller is shown on the next page:
Fig. 4.2. Access to External Memory

Because a micro-controller system in a normal user application is supposed to be used in a dedicated system with pre-programmable EPROM code, no provision was made in the design of the micro-controller to write to and to alter the programming code bytes through software. The code memory can only be read, and no instructions or control lines are available for writing to the code memory. Apart from the normal program instruction fetch and execute access to the code memory, the facility to read a code byte directly as data, is also available. This facility allows access to code memory-based look-up tables and other fixed data. This is, however, also a read only function.
To activate the correct control lines for accessing external code or data memory, or to access internal data memory, different types of instructions are used for each segment. These are "MOVC" for code, "MOVX" for external data, and "MOV" for internal data.

4.3. The Memory Map Organisation for this Project

In an application development environment, where the software of a program may be altered and modified many times over, erasing and re-programming of an EPROM is a tedious and time-consuming process. If an eraser and programmer are not immediately available, one could at best do one or maybe two modifications per day. To enable any software modifications to be loaded directly into the code memory of a system, normal RAM can be used. To simulate the non-volatility of an EPROM, the RAM chip must be supplied with a smart socket. This contains a Lithium battery and a circuit to switch in the battery backup to the RAM when the power to the chip is removed.

New software will be loaded from the PC through the serial port in the INTEL Hex format. An onboard Operating System will use the micro-controller to write the new code into the code memory segment. To enable this writing to the code memory, for which no provision was made in the software or the hardware of the micro-controller chip, a special hardware decoding manipulation was devised: Two 32K x 8-bit RAM chips were used. Both were supplied with smart sockets for data retention when the power was removed.
For normal execution of a program, the 32K bytes of Code Memory for the system will be contained in a single IC. It will be decoded and read from the lower half of the available 64K bytes for the code segment. At the same time, 32K bytes of External Data RAM, contained in a second IC, will be available for reading and writing in the lower half of the available 64K bytes of the External Data segment.

The Code Memory chip must also be decoded to be accessed as read or write data memory in the top 32K bytes of the External Data segment. A byte written to the first memory address of the top half of the data segment at address 8000h, can then be accessed through either a read and write instructions for the data segment. It can also be read as program step number 0000h during the execution of a program, or accessed through direct code access using the "MOVC" command. The same chip therefore occupies both the lower half of the code segment, and the upper half of the data segment.

![Code Memory Map and External Data Memory Map](image)

**Fig. 4.3. Dual Mapping of the Code Memory IC**
4.4. Interrupt Code Memory Segment Swapping and Decoding

The reset and interrupt starting addresses for an 8051 system are located at the start of the code segment at the following address locations:

- 0000h  Reset Address
- 0003h  External Interrupt 0
- 000Bh  Timer 0 Roll-over Interrupt
- 0013h  External Interrupt 1
- 001Bh  Timer 1 Roll-over Interrupt
- 0023h  Serial Port Receive and Transmit Interrupts

The onboard Operating System will use various interrupts to wake the system out of the low power consuming Idle mode, but when a user program is executed, it will require the same addresses for user interrupt subroutines. To make all interrupts available for a user program, the Operating System must be completely transparent while running a user program. There must be very little or no restrictions on the normal usage of the interrupt addresses for programming or the operation of a user program. To achieve this, some physical hardware address swapping had to be done to be able to read the correct code from the correct addresses in either the user program Execution Mode, or while the Operating System takes over control. In principle, two blocks of code memory, addresses 0000h to 0007h, or addresses 0000h to 002Fh will be swapped with their equivalent blocks at the lower end of the Operating System, which resides at code addresses 5000h to 6FFFH. The exact detail will be explained later, but the basic principle of operation is as follows:
After a system reset or when the system is controlled by the Operating System, the reset and interrupt subroutine starting addresses that are normally located at addresses 5000h to 502Fh, are decoded to appear at the lower end of the code memory map between addresses 0000h and 002Fh. Just before a user program is run, a bit in the hardware is set to swap back the normal lower portion of the code memory. This will contain the user defined reset and interrupt vectors. These can then be read and executed at their standard address locations.

<table>
<thead>
<tr>
<th>Code Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>7FFFh</strong></td>
</tr>
<tr>
<td>System variables, Bulk data storage, I/O addresses and LCA Configuration</td>
</tr>
<tr>
<td><strong>7000h</strong></td>
</tr>
<tr>
<td>Operation System</td>
</tr>
<tr>
<td><strong>502Fh</strong></td>
</tr>
<tr>
<td>Rest of Operating System Interrupts</td>
</tr>
<tr>
<td><strong>5007h</strong></td>
</tr>
<tr>
<td>Operating System reset and Int 0 Subroutine</td>
</tr>
<tr>
<td><strong>5000h</strong></td>
</tr>
<tr>
<td>Rest of User Program</td>
</tr>
<tr>
<td><strong>0030h</strong></td>
</tr>
<tr>
<td>Rest of User Interrupts</td>
</tr>
<tr>
<td><strong>002Fh</strong></td>
</tr>
<tr>
<td><strong>0007h</strong></td>
</tr>
<tr>
<td>User defined Reset and Int 0 Subroutine</td>
</tr>
<tr>
<td><strong>0000h</strong></td>
</tr>
</tbody>
</table>

Swapped by setting a hardware bit: OPS
Swapped by setting a hardware bit: ESCL

Fig. 4.4. Reset and Interrupt Vector Swapping

4.5. Hardware Address Decoding and Other I/O Circuits

The additional access of the code and external data memory, together with the address swapping of the reset and address vectors, imply a rather complex address
decoding circuit. It would need quite a few conventional logic circuits to realise such a system. Therefore, to also include all the other logic circuitry, such as the address latch, the rasterscan keyboard decoder, the address decoding of the display module and the additional user I/O select lines, a single Field Programmable Logic Cell Array, or LCA, was implemented. It incorporated all the logic circuits required by the system, apart from the two 32K byte RAMs, the micro-controller itself, and the display module. The only other two ICs on the board are the RS232 logic level converter, a MAX232, and an opto-isolator used for the software controlled auto-off circuits.

4.6. The LCA Configuration

The internal connections, or configuration of the field programmable LCA, are completely made up of volatile memory bits. It must be re-configured every time power is applied to the chip. On power up, the chip can be set to one of various modes to load the configuration from some source. The internal circuits will then be interconnected to emulate all the hardware circuitry it was designed to replace. Such a system enables changes to most of the hardware to be as simple as changes to the software of a normal program. This configuration of the LCA, not being made up of fixed physical hardware circuits, nor being software that can be changed while the system is in operation, but are fixed only for the duration of a current operating session, is referred to as the firmware.

The method of loading the LCA configuration depends on the logic levels set to three control pins of the LCA on power up. The method chosen for this system
was the so-called Master Parallel Mode (from high addresses to low addresses). On power up, the LCA will place address FFFFh on its configuration address lines. By means of a "Data Enable Control" line, it will read the configuration data in on its data pins. While the configuration is in progress, the micro-controller is kept at reset with all its port pins at high impedance. The pins that would be used for the low address latch during normal operation were chosen to be the same address and data lines used for the configuration uploading. Similarly, the pin that would enable the reading of the code RAM, was also chosen to be the "Configuration Data Enable" control line. Ignoring the address line "A15", the LCA will therefore start to load the configuration of approximately 1.5K bytes from the code memory IC, from address 7FFFh, downwards.

4.7. The Initial Seeding Process

The hardware connections between the LCA and the memory chips were also used for the so-called seeding process. This process places the initial intelligence, consisting of the Operating System and the normal configuration of the LCA, into the Code RAM of the system. Theoretically, this should only be required after the board has been assembled with unprogrammed memory chips, or if any modifications to the firmware or the Operating System have been done.

For the seeding process, the changing of a hardware jumper on the board chooses another configuration mode for the LCA, the Serial Slave Mode. In this mode, the configuration must be loaded in from some external source into the LCA through two pins, a "Clock" and a "Data-In" pin. This external source was chosen
to be two data pins from the parallel printer port of a PC. After power up, the seeding process will start to configure the LCA as a Serial-In-Parallel-Out Shift Register, and an Address Counter. After shifting eight data bits into the shift register, the data will be written in parallel to the code memory chip, and the address counter will be incremented or decremented by one. Two miniature slide switches on the board, that are normally used to select the Running Modes of the system, were also used for the seeding process. The switches were configured to reset the address counter to either 5000h for the Operating System, or to FFFFh for the normal configuration data, and to select either the up or the down counting of the address counter.

Three sets of data are therefore downloaded from the PC to the LCA through the parallel port for the seeding process: First the LCA is configured to be a Shift Register and an Address Counter. Then the data required to configure the LCA for normal operation is serially shifted into the shift register, and loaded into the top end of the code memory chip. Finally, the Operating System is serially shifted in and loaded into addresses 5000h to 6FFFh. The smart socket maintains the stored configuration and the Operating System data in the code memory chip.

The LCA, now configured in the Master Parallel Mode, will then be instructed to re-configure. It will read the configuration data from the code memory chip and configure itself to be the address latch, decoders and keyboard scanners required for normal operation. The micro-controller reset pin is then released, and normal operation of the system can continue.

---

4. Design Considerations
5. Product Description

5.1. General Layout and Component Identification

The following user controls and intelligence exchange devices can be identified on the pictures of the product:

From Above:

* 16-Character by 1-line LCD Display Module.
* 16-Key hexadecimal keyboard.
* 16-Key Operating System Function keyboard.
* A Green LED - the ON indicator.
* A Red LED - the Busy Configuring Indicator.
* External Power Source Sockets. Red positive, Black negative.
From the Right-Hand Side:

* 62-Pin extension edge connector socket.
* ON/Configure Push Button - next to the 62-pin extension socket

Through the Opening on the Top:

* Two Running Mode Control slide switches.
* Display Viewing Angle Adjustment Control potentiometer - below and to the left of the display unit.

From the Left-Hand Side:

* 9-Pin female D-connector for the RS232 link with a PC.
* 6-Pin single-in-line header connector for "seeding" - next to the D-connector.
  (Pin 2 is blank for orientation)
* Seed Select Jumper - next to the 6-pin header.
* A 9 volt battery - secured on the component side of the PCB.

Through the Opening on the Bottom End:

* Serial PROM Enable jumper (two pins) - In the middle of the lower end on the component side.
* EA pin of the micro-controller (3 pins) - next to the serial PROM jumper.
Through the Back Cover:

From the rear end, the 8-pin DIL serial PROM socket for alternate configuration loading, the 40-pin micro-controller, the two 28-pin smart socketed Code and Data RAMs, the 44-pin PLCC LCA chip, the MAX232 voltage level converter, and the 8-pin opto-isolator can be identified. A voltage regulator in the TO-220 package makes the system independent of battery and external supply voltage variations.

5.2. Communication Between the User and the Operating System

Most of the communication and interaction between the Operating System and the user are through the 16-character by 1-line LCD Display Module and the thirty-two keys on the two key pads. The only other controls that may be used intermittently, are the 'ON/Configure' button to switch on the power to the board, and the two miniature Running Mode Select slide switches. These switches will select between using the Operating System, or running a user program in the Single Step, the Break Point or the real time Execute Modes.

The layout of the keyboard is as follows:

![Keyboard Layout]

Fig.5.2. The Layout of the Key Pads
The left-hand key pad contains the normal hexadecimal numbers to specify addresses, numbers or data, when requested by the Operating System.

The right-hand key pad contains the special function keys. There are four cursor and menu direction keys for '<' (left), '>' (right), '↑' (up) or '↓' (down) selection, and an 'Enter' key to select the current option or to start the action. On the second line from the bottom, buttons will supply on-screen help on the current menu selection, a quick "Store Internal Data and Current System Variables" button, and a button that will convert and display the current data in either hexadecimal or binary digits.

The Binary or Hexadecimal Display Modes are very useful while in one of the "Memory Segment Inspection and Editing" menu options. A byte such as the Program Status Word, of which the bit settings have no relation to each other, would normally be inspected in the binary notation. The contents of, for example, an 8-bit counter, would rather be inspected in the hexadecimal notation.

The third line of buttons from the bottom is used as a quick way to select one of the four memory segments for inspection and editing. They are the 'Code', 'Data', 'SFR' and 'Xdata' select buttons.

The top line of buttons contains the 'Escape' key, which will move the control backwards out of the sub-menu selections. It is also used to create a break out of one of the execution modes of a user program and return control to the Operating System. The 'OFF' button automatically starts a "Store Internal Data and System
Variables" sequence, and switch the power off through software control. The same sequence is followed for the three minute auto-off facility. No hardware 'ON/OFF' switch as such is available to remove the power for the system. Finally there is a system 'Reset' button, which will interrupt any current action and reset the system.

5.3. An Overview of the Modes of the Operating System

The Operating System of the board contains sixteen different operating modes. These modes are selected on the display module through push button control and a menu driven system. Most of the menu selections also have sub-menus, and displayed messages will lead the user to enter the correct data when required. A user can move around freely between the menus and sub-menus, without fear of corrupting important data by accident. Before such corruption can occur, the system will normally ask the user to confirm his choice, or to press the 'Escape' key to cancel the selection and move back to the previous menu.

A brief description of each of the sixteen Main Menu Options is included below. More in depth discussions for each menu option are included in the Operating Procedures and the Software Description. The Main Menu options are:

<table>
<thead>
<tr>
<th>Option</th>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Main Menu</td>
<td>Starting point for the selection of the various other modes or options.</td>
</tr>
<tr>
<td>Option</td>
<td>Mode</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>---------------------</td>
<td>---------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>1</td>
<td>Edit Mem Segment</td>
<td>Inspect and editing of any one of the Code, Data, SFR or Xdata memory segments.</td>
</tr>
<tr>
<td>2</td>
<td>Edit Pre-Int Reg</td>
<td>Inspect and Edit the contents of the SFR and internal data byte values before a Single Step, Break Point or Escape break of a user program.</td>
</tr>
<tr>
<td>3</td>
<td>Store IData&amp;SysV</td>
<td>Store the Internal Data and the System Variables, to enable a restart of a program from the same point and register values at a later stage.</td>
</tr>
<tr>
<td>4</td>
<td>Restore Data&amp;SysV</td>
<td>Restore the Internal Data and the System Variables, to restart from the same point and register values stored previously.</td>
</tr>
<tr>
<td>5</td>
<td>Exe User Program</td>
<td>Execute a user program located at default address 0000H, with only 'Escape' key breaks.</td>
</tr>
<tr>
<td>6</td>
<td>Single Step Run</td>
<td>Execute only one instruction of a user program at a time, and return to the Operating System for memory inspection and editing.</td>
</tr>
<tr>
<td>Option</td>
<td>Mode</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-----------------------</td>
<td>---------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>7</td>
<td>Run with BrkPnts</td>
<td>Set up a break point table and execute a user program until the Program Counter matches one of the break points, before returning to the Operating System.</td>
</tr>
<tr>
<td>8</td>
<td>Clear Idata Mem.</td>
<td>Clear the internal data memory.</td>
</tr>
<tr>
<td>9</td>
<td>Clear User Prog.</td>
<td>Clear the user program area.</td>
</tr>
<tr>
<td>A</td>
<td>Clr BrkPnt Table</td>
<td>Clear the break point table.</td>
</tr>
<tr>
<td>B</td>
<td>RS232 Mem Load</td>
<td>Load data from a PC into the Code memory through the RS232 link.</td>
</tr>
<tr>
<td>C</td>
<td>RS232 Mem Dump.</td>
<td>Dump external data or code to a PC for storage on disk through the RS232 link.</td>
</tr>
<tr>
<td>D</td>
<td>Xdata Block Move</td>
<td>Move a block of external data. (All the other memory segments are also contained in the external data memory map.)</td>
</tr>
<tr>
<td>E</td>
<td>Prot/Unprot Mem.</td>
<td>Set or clear the software protection of the Operating System and the LCA configuration.</td>
</tr>
<tr>
<td>F</td>
<td>Save IMem + OFF</td>
<td>Save the entire internal memory and SFR values and switch off.</td>
</tr>
</tbody>
</table>
5.4. The On-screen Help Facility

On-screen "help" facilities are available for the main menu and for each sub-menu. By pressing the 'Help' key, a few lines of help, describing the main features of the menu option, and a list of the available action keys for that selection, will be displayed.
6. Product Specification

6.1. General Specifications

* Physical Dimensions: W x L x H: 150 mm x 114 mm x 34 mm

* Power supplies: On-board 9 volt battery or a 7.5V to 35V External Supply

* Power dissipation: 22 ma @ 5 volt (after the voltage regulator)

* Micro-Controllers:  
  INTEL: 8051, 8031, 8051AH, 8031AH, 8751H, 8751AH, 8052AH, 8032AH, 8752BH, 80C51BH, 80C31BH, 87C51, 80C52, 80C32, 83C51FA, 80C51FA, 87C51FA, 83C51FB, 80C51FB, 87C51FB.  
  DALLAS: DS5000, DS5000T.  
  PHILIPS: 87C751, 80C562.

* Display Unit: 16-character x 1-line LCD Display Module

* Keyboard: 16 hexadecimal keys and 16 Special Function keys

* Inputs and Outputs: Two Banana Sockets (External Power)  
  9-Pin Female D-Connector (RS232 link to PC),  
  5-Pin Header connector (Parallel PC Port),  
  62-Pin IBM motherboard type edge connector socket.  
  (connections to a user board)

* Hardware Controls: 2-Pole Running Mode Select slide switch,  
  "Seeding Enable" jumper,  
  "Serial PROM as the Configuration Source" jumper,  
  "External/Internal Code select" jumper.
6.2. Computer Software Requirements and Data Files:

The SEED.EXE seeding driver, which requires the following hex format files:

* The SHIFTREG.MSC seeding Shift Register Configuration,
* The DECODER.MCS Configuration for normal operation
* The OPSYS.HEX Operating System.

The DOS COPY command, Version 3.3 or higher.

6.3. The RS232 Serial Link:

Baud Rates: 300, 600, 1200, 2400, 4800, 9600
Data Protocol: 8 data bits, No Parity, 1 Stop Bit
Connector on PC: Standard 25-Pin D-Connector (Male)

6.4. The 64K Byte Code Memory Map: (Read Access through PSEN)

0000 - 4FFFh  Available for User Programs (20K bytes)
5000 - 6FFFh  Operating System (8K bytes)
7000 - 7FFFh  Not available as code (4K bytes): System Variables,
               I/O Mapping and LCA Configuration.
8000 - FFFFh  Code Addresses does not exist.

6.5. The 64K Byte External Data Memory Map: (Access by RD and WR)

0000 - 7FFFh  External Data - 32K bytes available to the user.
8000 - CFFFh  User Programs (20K bytes) - Xdata mirror of the Code.
D000 - EFFFh  Operating System (8K bytes) - write protected.
F000 - F2FFh  System Variables, Internal Data and SFR store.
(See the appendix for a complete list and locations.)

F300 - F3FFh  As one WRITE byte to the Control Register, CREG, in the
LCA, overlaid by a READ/WRITE memory byte to enable
the reading of the current settings.

F400 - F4FFh  External Chip Select, CS0. (256 bytes)

F500 - F5FFh  External Chip Select, CS1. (256 bytes)

F600h  Display Module Command Instruction WRITE address.

F601h  Display Module Data WRITE address.

F602h  Display Module Status READ address.

F603h  Display Module Data READ address.

F604 - F6FFh  Display Module mirror image addresses.

F700 - F7FFh  One READ byte for the Keyboard and the current state of
the Running Mode Select Switches.

F800 - FFFFh  LCA Configuration (2K bytes) - write protected.
7. Operating Modes

Four types of Running Modes are available, and each mode is selected by the setting of the two Running Mode Select slide switches. These switch setting will be normally selected before power up, a hardware reset, or when prompted by the system to do so. It may also be selected while running in any one of the other modes. The four Running Modes and switch settings are as follows:

7.1. The Operating System Mode

Inspecting and editing of memory locations. The loading and dumping of user programs from and to a PC. Storing and retrieving of the 8051 internal data and current system variables. Memory block clearing and moving, etc.

Sw1 = OFF, Sw2 = OFF

7.2. The Single Step Mode

Execute only one instruction of a user program at a time, and jump back into the Operating System. All the system variables, SFR contents and the internal data of the micro-controller that would be corrupted by the Operating System, are stored in memory. It can be inspected and edited directly by the Operating System. Before the next user instruction is executed, all these values, including the altered ones, will be loaded back into the micro-controller:

Sw1 = ON, Sw2 = OFF.
7.3. The Break Point Mode

Before executing any instruction of a user program, the address of the first byte of the instruction is compared with a list of thirty-two possible addresses, previously defined by the user in a Break Point Table. Only if a match is found, the control will jump back to the Operating System. While running in the Break Point Mode, pressing the 'Escape' key will cause a break after the current instruction, even if no address match has been found:

\[ \text{Sw1} = \text{OFF}, \text{Sw2} = \text{ON}. \]

7.4. The Execute Mode

The user program will be executed at normal speed, and will only be interrupted when the 'Escape' key is pressed. A break will also occur if a running mode selection switch is switched over to select another mode, while a user program is executing:

\[ \text{Sw1} = \text{ON}, \text{Sw2} = \text{ON}. \]
8. Operating Procedures

For this description it will be assumed that the system has been seeded already, and the LCA configuration and Operating System are stored and maintained by the smart socket in the code memory chip. The procedure to seed the system will be described in detail at the end of this section.

8.1. Setting Up Procedure

An external supply can be connected to the two banana sockets on the board, if available. The applied voltage can be any value between 7.5 volt and 35 volt, but a good average of 10 volt is recommended. The circuit for the power supply was so designed that the power to the board will be taken from the higher voltage of either the external supply or the onboard battery. No provision has to be made to prevent the external supply to charge and damage the onboard battery. The changeover between the power from the battery or an external supply can even take place while the system is in operation, by just applying or setting the external voltage higher or lower that the 9 volt of the onboard battery.

The seeding connection cable to a PC must not be connected to the board, the SEEDING jumper must be open, the SERIAL PROM jumper must be open, and the central EA pin or the "External Memory Enable" jumper must be connected to the ground (-ve). The serial load RS232 cable from a PC can either be connected to the board or not.
The Running Mode Selection slide switches must be set to the desired mode, but unless a user program has already been loaded in before, only the Operating System selection (both switches OFF), will be appropriate.

The user program must be available on disk in the INTEL Hex format. This program will be downloaded into the board through the RS232 serial port, using the standard DOS COPY command.

8.2. Power Up and LCA Initialization

By pressing the 'ON/Configure' button, power will be supplied to the board, and the Green LED will light up to show that the power is available. Initially, the Red LED will also light-up briefly to show that the LCA is busy configuring. When the red LED stays on, it is an indication that the configuration data got corrupted, and that the board may have to be seeded again. This should not happen during the normal run of events, but if the onboard battery is starting to go flat, the supply voltage may not be sufficient to do a proper LCA configuration. Once an adequate supply voltage has been restored, proper configuration should take place without having to re-seed the board.

Assuming the Running Mode Selection switches have been set to select the Operating System, a brief "Cape Technikon" logo and a "μC Trainer V:4.3" message will be displayed on the LCD display module, before the system will go to the top of the main menu, showed by the displayed message: "Main Menu(↑,Ent)". The display screen of the LCD module is driven by a time-
multiplexed process, which limits the view angle of the screen to within specific margins. The view angle adjustment potentiometer is accessible through the top opening of the board, and can be used to adjust the view angle to suit the user.

The messages of the different menu options available from the main menu in the shortened 16-character abbreviation, as well as the full name, are shown with the mode numbers, below:

<table>
<thead>
<tr>
<th>Option</th>
<th>Mode</th>
<th>Full Name/Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>&quot;Main Menu(↓,Ent)&quot;</td>
<td>Top of the Main Menu</td>
</tr>
<tr>
<td>1</td>
<td>&quot;Edit Mem Segment&quot;</td>
<td>Edit a Memory Segment Byte</td>
</tr>
<tr>
<td>2</td>
<td>&quot;Edit Pre-Int Reg&quot;</td>
<td>Edit Registers before the Break</td>
</tr>
<tr>
<td>3</td>
<td>&quot;Store ID&amp;SysV&quot;</td>
<td>Store Internal Data and System Variables</td>
</tr>
<tr>
<td>4</td>
<td>&quot;Restore Data&amp;SysV&quot;</td>
<td>Restore Internal Data and Syst. Variables</td>
</tr>
<tr>
<td>5</td>
<td>&quot;Exe User Program&quot;</td>
<td>Execute a User Program</td>
</tr>
<tr>
<td>6</td>
<td>&quot;Single Step Run&quot;</td>
<td>Execute One User Instruction at a Time</td>
</tr>
<tr>
<td>7</td>
<td>&quot;Run with BrkPnts&quot;</td>
<td>Execute until a Break Point is reached</td>
</tr>
<tr>
<td>8</td>
<td>&quot;Clear Idata Mem.&quot;</td>
<td>Clear the Internal Data Memory</td>
</tr>
<tr>
<td>9</td>
<td>&quot;Clear User Prog.&quot;</td>
<td>Clear the User Program area</td>
</tr>
<tr>
<td>A</td>
<td>&quot;Clr BrkPnt Table&quot;</td>
<td>Clear the Break Point Table</td>
</tr>
<tr>
<td>B</td>
<td>&quot;RS232 Mem Load..&quot;</td>
<td>Load data from a PC</td>
</tr>
<tr>
<td>C</td>
<td>&quot;RS232 Mem Dump..&quot;</td>
<td>Dump Data to a PC</td>
</tr>
<tr>
<td>D</td>
<td>&quot;Xdata Block Move&quot;</td>
<td>Move a Block of External Data</td>
</tr>
<tr>
<td>E</td>
<td>&quot;Prot/Unprot Mem.&quot;</td>
<td>Set or Clear the Software Protection</td>
</tr>
<tr>
<td>F</td>
<td>&quot;Save IMem + OFF&quot;</td>
<td>Save Internal Memory and Power Off</td>
</tr>
</tbody>
</table>

8. Operating Procedures
8.3. The Help Menus

A few lines of on-screen help are available for all the major modes, giving a brief description of what the option does, and also the appropriate action that can be expected from the valid keys in that mode. The first line of each help menu is a help line on using the Help Menu itself, and will display the message "Next=↓,Esc=Exit". The available lines for a Help Menu can be stepped through by either pressing the '↓', the 'Help' or 'Enter' keys, or one can step backwards by pressing the '↑' key. The end of any help file will be shown by the message "End of Help..." and it will roll over back to the first line. The 'Esc' key will return the user to the mode from where the help was requested.

Active Function Key Summary: (In the Help Mode)

↓ or 'Ent' or 'Help' - To the next help line.

↑ - To the previous help line.

Esc - Back to the previous menu.

8.4. The Main Menu and Sub-Menu Selection

The Main Menu can be considered to be Mode 0, and contain the headings of the sixteen available modes. The top of the main menu displays the message "Main Menu(↓,Ent)", showing that the rest of the menu selections will be displayed by stepping down through the selections using the '↓' key. The 'Enter' key will select the current displayed option. The '↑' key will step the options backwards, rolling over from Mode '0' to 'F'. Once the hexadecimal number allocation of specific options is better known, a required option can be selected quickly by just
pressing the corresponding hexadecimal number on the key pad. This feature provides a fast way of getting to a specific selection, without having to step through all the options one by one.

From the main menu, it is also possible to move directly to any of the Memory Segment Edit options through the 'Code', 'Data', 'SFR' and 'Xdata' keys. The "Store Internal Data and System Variables" mode can also be selected directly through the 'Store' key and the "Save Data and OFF" mode option can be selected through the 'OFF' key.

The 'Help' key will display a few lines of help on the Main Menu, and also a brief explanation on the action of the appropriate keys, valid for this mode.

If the control was given over to the Operating System by breaking out of the execution of a user program, the next user program step can immediately be selected by pressing the 'Exe' key.

The 'Esc' key will return the mode selection and the displayed message back to the top of the Main Menu.

**Active Function Key Summary: (Main Menu)**

<table>
<thead>
<tr>
<th>Key</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>↓</td>
<td>Next mode heading.</td>
</tr>
<tr>
<td>†</td>
<td>Previous mode heading.</td>
</tr>
<tr>
<td>Ent</td>
<td>Select currently displayed mode.</td>
</tr>
<tr>
<td>Help</td>
<td>Main Menu Help facility.</td>
</tr>
<tr>
<td>Store</td>
<td>Store internal data and system variables - Mode 3.</td>
</tr>
</tbody>
</table>
Code: Inspect and edit the code segment - Mode 1.
Data: Inspect and edit the data segment - Mode 1.
SFR: Inspect and edit the SFRs - Mode 1.
XData: Inspect and edit the external data segment - Mode 1.
Esc: Escape to the top of the main menu.
Exe: Execute the next user program step(s) - only when one of the Running Modes is active.
OFF: Store internal data & system variables and switch off - Mode F.
'0'-'F': Quick selection of modes 0 to F.

8.5. Mode 1: Edit Memory Segment Mode

This mode can be used to inspect and edit or alter any of the data bytes in any of the available memory segments, such as the Code, Internal and External Data as well as the current SFR values. Some Code memory bytes are protected against accidental corruption, such as the LCA configuration and the Operating System. This protection can however be disabled or re-enabled through the menu option 'E', but should be used with care. Some bytes do not exist physically, and will normally be shown to have the same value as the low address byte. It will show no reaction if an attempt is made to change the value.

Some values of the SFR and the first 24 bytes of the internal data shown in this mode, will reflect the current values used by the Operating System, and changing these values might lead to an unexpected reaction. When this happens, the 'Reset' key can be used to re-initialise the system back to the Main Menu.
Mode 1 is entered from the main menu by selecting one of the four memory segments select keys on the keypad: 'Code', 'Data', 'SFR' or 'Xdata'. The code segment can also be selected when 'Enter' is pressed while the message "Edit Mem Segm" is displayed, or through the quick selection numeric key '1'.

The display module will show the selected memory segment by the messages: "Code Add: " , "Data Add: " , " SFR Add: " or "Xdat Add: ", with the cursor blinking on the first digit of the hexadecimal address to be entered.

The format for the display in the hexadecimal notation consists of a four-digit hexadecimal address for the Code and the External Data, or a two-digit address for the SFR and Internal Data addresses. The data of the selected address follows as a two hexadecimal digit value.

When the address digits are entered through the numeric keys '0' to 'F', the values will show on the screen and the cursor will move one digit to the right automatically. After the last address digit has been entered, the appropriate data will be read from the address and displayed on the screen. To correct a digit, the cursor can be moved left or right to the appropriate digit through the '<' and '>' keys, and the correct value keyed in to replace the existing value. Moving the cursor to the right across undefined address digits, or pressing the 'Enter' key before the complete address has been entered, will fill the rest of the digits with zeros before displaying both the address and the specified data.

With the cursor on any of the two right-hand digits, data values can be inspected and altered. When changing a data digit, the new value will first be written to the

8. Operating Procedures
appropriated memory segment, and then read back before it is displayed. This will confirm that the address exits, are not write protected, and that the keyed-in data has been stored properly.

An address can be changed by just moving the cursor to the appropriate digit and entering the new address digit value. It is also possible to increment or decrement the current address through the 'Up' or 'Down' keys. The data for the new address will be displayed immediately.

Another memory segment can be selected by pressing the appropriate Memory Segment Selection key, which will move the control back to the address entry stage of the selected segment.

The data of a selected address can also be displayed in the binary notation. This format will show the segment as a single letter, e.g. 'C:', 'D:', 'R:' or 'X:', and the address in the normal hexadecimal mode, but the data byte will be displayed as eight binary digits, e.g.: "C:1234 01101001". This display mode can be selected by the 'HxBn' key, which will toggle between the hexadecimal and the binary notation modes.

The data in the binary mode can be altered individually through moving the cursor to the appropriate digit, and entering a '1' or a '0'. The other number keys will replace the entire high or the low nibble (4 bits) below the cursor.

The 'Help' key will display a brief description of this mode, and also a summary of the control keys valid for this mode.
Active Function Key Summary: (Edit Memory Segment)

<  Move the display cursor one position to the left.
↓  Increment the current address.
>  Move the display cursor one position to the right.
Help  Call the help screen facilities.
↑  Decrement the current address.
HxBn  Toggle between hexadecimal and binary formats.
Code  Select to inspect and edit the Code Memory Segment.
Data  Select to inspect and edit the Internal Data Memory.
SFR  Select to inspect the Special Function Registers.
Xdata Select to inspect and edit the External Data Memory.
Esc  Escape back to the main menu.
Exec Continue the execution of the user program after a Single Step, Break Point or Normal Execute break, or if one of these modes was selected through the switches.
'0'-'F' Enter Address or Data digits.

8.6. Mode 2: Edit Pre-Interrupt Registers

This option is only available when one of the user program running modes is active. When a user program is interrupted while in the Single Step, Break Point, or by the Escape key in the Execute mode, the program will enter the Operating System through this mode. Before the jump, all the current values of the SFR and internal Data that may be corrupted by the Operating System, will first be stored.
in the memory. This mode makes these values available for inspection and editing.

Only register and data bytes used by the Operating System, are available and are displayed in this mode, the rest can be inspected and edited by the normal Edit Memory Segment option. The order of the Pre-Interrupt Registers and the first twenty-four internal data bytes displayed in this mode, is as follows:

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Program Counter (when the break occurred)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Program Status Word and the Accumulator</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Data Pointer bytes DPH and DPL</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Stack Pointer and B Register</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Interrupt Priorities and Interrupt Enables</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Timer Control and Timer Mode registers</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Timer 0 high and low bytes</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Timer 1 high and low bytes</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Internal Data: DOH to 03H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Internal Data: 04H to 07H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Internal Data: 08H to 0BH</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Internal Data: OCH to 0FH</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Internal Data: 10H to 13H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Internal Data: 14H to 17H</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

('dd' = two hexadecimal digits)

Note: The Program Counter will display the address of the next instruction that will be executed. If the SFR or internal data values are altered in this mode, the
new values will be reloaded back into the SFRs and the first 24 internal data bytes, before the next user program instruction is executed. By altering the program counter value in Mode 2, it will define a new returning point when the user program is continued.

To continue the user program, the Execute key will return to the user program to execute the next instruction(s) until the next break occurs. The restoring of all the previous SFR and internal data values back to their previous locations, makes the Operating System completely transparent. It does not reserve or prevent the use of any internal data bytes or Special Function Registers in a user program.

This mode is very useful in the debugging of a program. It allows one to inspect and alter the values of the SFRs and internal data bytes at any specific point, just before a next instruction will be executed.

Active Function Key Summary: (Edit Pre-Interrupt Registers)

<  Move the display cursor one position to the left.

↓  Go to the next registers/bytes.

>  Move the display cursor one position to the right.

Ent  Go to the next registers/bytes.

Help  Call the help screen.

↑  Go to the previous registers/bytes.

Esc  Escape back to the main menu.

Exe  Continue the execution of the user program.

'0'-'F'  Enter Address or Data digits.
8.7. Mode 3: Store Internal Data and System Variables

This mode enables one to store all the current values of the internal registers and data of the micro-controller, as well as the system variables and the pre-interrupt register values of Mode 2. This is useful when a bug in a program is creating a system crash that can only be recovered by a hardware reset. The mode allows one to restart at the same point when the settings were saved, somewhere before the crash occurred. After a hardware reset, all the stored values may be recovered from memory after the normal initialization, and restored back into the internal registers and data bytes through Mode 4.

Active Function Keys: (Store Internal Data and System Variables)

- **Ent**: Confirm the storing of the data.
- **Help**: Call the help screen.
- **Esc**: Escape back to the main menu - no storing.

8.8. Mode 4: Restore Internal Data and System Variables

This mode enables one to restart the execution of a user program from a previous point stored by Mode 3, the "Save and OFF" option of Mode F, or just before the 3-minute auto-off facility. All the internal registers, the data, and the system variables will be restored to exactly the same values as they were during the previous store operation.
Active Function Keys: (Store Internal Data and System Variables)

Ent       Confirm the restoring of the data.
Help      Call the help screen.
Esc       Escape back to the main menu - no restoring.

8.9. Mode 5: Execute a User Program

This mode initiates the running of a user program at normal speed from within the Operating System. When selected, it will prompt the user to switch both the Running Mode Selection switches ON. Then the starting address can be selected. The default starting address for user programs is 0000H, but the option is available to start at any address between the limits of 0000H and 4FFFH, which is the memory area available for user programs.

The user program will be executed at normal speed, and can be interrupted any time by pressing the 'Escape' key. Control will then go over to the Operating System in the Edit Pre-Interrupt Registers Mode, displaying the code address of the next instruction that will be executed.

All the normal interrupt vectors are available to the user, with the following simple size and placement limitations to the interrupt subroutine:

The External Interrupt 0 routine must fit entirely into either code addresses 0003H to 0007H, or it must use a "Long Jump" to an address anywhere above 0030H. The other interrupt subroutines must either be limited to addresses 000BH to
002FH, or contain a "Long Jump" to any address above 0030H. They may not step over the 002FH to 0030H barrier normally, or through a relative or an absolute jump.

The reason for these limitations lies in the method used by the system to enable Single Step or Break Point operation. It uses interrupts extensively, but still facilitate the full implementation of all the user interrupts. This is done by swapping the interrupt starting addresses under certain conditions by hardware control, so that either the user-interrupt routines, or the Operating System interrupt routines are serviced. These conditions will be explained in detail under the software description section.

To continue the execution of the user program, the 'Exe' key can be pressed from within almost any one of the Operating System Modes. If the program does not resume, the 'Escape' key must first be pressed, followed by the 'Exe' key.

The system can also be set to start executing a user program after a hardware reset or at power up. It can be accomplished by switching both slide switches ON, and pressing the 'Reset' or the 'ON/Configure' buttons. After initialization of the display and the setting of some system variables, the user program will start to execute from the default address 0000H.

If a user program clears the External Interrupt 0 Enable bit, or the Enable All bit, the 'Esc' key cannot interrupt the operation until these bits are set again. A full summary on the guidelines on writing user programs for the system, is included later in this document.
Active Function Keys: (Execute a User Program)

Ent "Confirm the Switches were set" / "Run Program".

Help Call the help screen.

Esc Escape back to the main menu.

Exe Run the User Program.

'0'-'F' Select a new start address.

8.10. Mode 6: Execute a User Program in the Single Step Mode

For testing and debugging a user program, it is useful to be able to inspect all the registers and data bytes after every instruction. This will confirm that the program does what it is supposed to do. After the completion of each instruction in the Single Step Mode, the control will jump to the Operating System into the Edit Pre-Interrupt Registers Mode, displaying the code address of the next instruction that will be executed. Normal inspection of any memory location or the pre-interrupt registers, or any other function of the Operating System can also be selected.

To continue the execution of the user program, the 'Exe' key can be pressed from within almost any one of the Operating System modes. If the program does not resume, the 'Escape' key must first be pressed, followed by the 'Exe' key.

When entering this mode, the user is prompted to select the Single Step Running Mode by switching slide Switch 1 ON and Switch 2 OFF. Then the starting address can be selected. The default starting address is 0000h, but it may be
altered to any value within the address range available for user programs. The 'Escape' key will return control to the main menu.

The system can also be set to start executing a user program in the Single Step Running Mode after a hardware reset or at power up. This is achieved by first switching slide Switch 1 ON and Switch 2 OFF before the 'Reset' key or the 'ON/Configure' button is pressed. After initialization of the display and the setting of some system variables, the user program will start to execute in single steps from the default address of 0000H.

**Active Function Keys:** (Execute a User Program in single steps)

- **Ent**: "Confirm the Switches are set" / "Run the Program."
- **Help**: Call the help screen.
- **Esc**: Escape back to the main menu.
- **Exe**: Run the User Program.
- **'0'-'F'**: Select a new start address.

### 8.11. Mode 7: Execute a User Program in the Break Point Mode

This mode is similar to the Single Step Mode, except that the user can decide where breaks in the program must occur. A break is obtained through entering the address of the first byte of the instruction *just after the break* into a Break Point Table.

After the completion of each instruction, the address of the first byte of the next instruction will be compared with every entry in the break point table. Only if
a match is found will control be given over to the "Edit Pre-Interrupt Register" mode of the Operating System.

The displayed code address in Mode 2 will be that of the next user instruction that will be executed. Normal inspection of any memory location or the pre-interrupt registers, or any other function of the Operating System can also be done during this break.

Up to thirty-two break points can be specified, and they do not have to be in any specific order. If less than thirty-two break points are used, the list must end with an address value entry of 0000h.

To remove a break point from the table without influencing the rest of the break points, it must not be simply cleared to 0000h. The break point should be replaced by an address that does not fall on the first byte of an instruction. The address can also fall completely out of the address range of the program, so that it will never be reached, such as FFFFh.

The break point table is stored in a reserved space in the Code Memory IC. Therefore, no special instructions have to be included in the user program to cause a break. Such special instructions would move the relative positions of the programming instructions, that is undesirable. Being stored in a battery backed up memory, previous breakpoint settings will be retained during power down.

To continue the execution of the user program, the 'Exe' key can be pressed from within almost any one of the Operating System modes. If the program does not
resume, the 'Escape' key must first be pressed, followed by the 'Exe' key.

When entering this mode, the user is prompted to select the Break Point Running mode by switching slide Switch 1 OFF, and Switch 2 ON. The Break Point Table can then be inspected and altered. The thirty-two break points will be displayed from number 00H to 1FH, and the up and down arrows allows one to step forward or backwards through the table. To exit this editing mode, the 'Enter' key must be pressed. This will move on to the starting address selection. The default starting address of 0000h may be altered to any value within the address range for user programs. An 'Escape' key will return the main menu.

The system can also be set to start executing a user program in the Break Point Running Mode after a hardware reset or at power up. This can be achieved by switching slide Switch 1 OFF and Switch 2 ON, before pressing the 'Reset' key or the 'ON/Configure' button. After initialization of the display and the setting of some system variables, the user program will start to execute in the Break Point Mode from the default start address of 0000H.

Active Function Keys: (Execute a User Program with Break Points)

- Ent "Confirm the Switches were set" / "Exit the Break Point Table" / "Run the Program."
- < Move the display cursor one position to the left.
- △ Increment to the next break point.
- > Move the display cursor one position to the right.
- † Decrement to the previous break point.
Help Call the help screen.
Esc Escape back to the main menu.
Exe Run the User Program.
'O'-'F' Select a new start address.

8.12. Mode 8: Clear Internal Data Memory

This mode will write 00H to all the internal data memory locations from 00H to FFH, in the indirect addressing mode. In the 80C31, indirect addresses 80H to FFH do not exist. Provision has also been made for using an 80C32 as an alternate micro-controller on the board.

Active Function Keys: (Clear Internal Data Memory)
Ent Confirm the clearing of the data memory.
Help Call the help screen.
Esc Do not clear and escape back to the main menu.

8.13. Mode 9: Clear the User Program Area

This mode will write 00H to all the user program code memory locations from 0000H to 4FFFH (20K Bytes).

Active Function Keys: (Clear the User Program Area)
Ent Confirm the clearing of the user program area.
Help Call the help screen.
Esc Do not clear and escape back to the main menu.
8.14. Mode A: Clear the Break Point Table

This mode will write 0000H to all thirty-two available break point table locations.

Active Function Keys: (Clear the Break Point Table)
- Ent: Confirm the clearing of the break point table.
- Help: Call the help screen.
- Esc: Do not clear and escape back to the main menu.

8.15. Mode B: Load a Program or Data through the RS232 Link

The serial data transmission protocol used, is 8 data bits with no parity, and the baud rate is selectable between the standard baud rates of 300, 600, 1200, 2400, 4800 and 9600 baud. The RS232 link uses the standard logic voltage levels for RS232 communication of -3 to -30 volt for a 'high', and +3 to +30 volt for a 'low'. These levels are generated and converted by the MAX232 IC before it is connected to the serial cable via a 9-pin female D-connector.

A link on the board connects the CTS (Clear to Send) handshaking line to the RTS (Request to Send) line. This generates an error on the PC if the board is not connected, but no handshaking lines are used by the system as such. Some PC communication systems also require a connection between the DTR (Data Terminal Ready) and the DSR (Data Set Ready) handshaking lines. This is taken care of in the 25-pin D-connector plugged into the RS232 serial port of the PC.

The default protocol setting for a PC is normally 7 data bits, even parity, 2 stop bits and a baud rate of 9600 baud. If a mouse driver was installed, it normally
changes to no parity, 8 data bits, and a baud rate of 1200 baud. The protocol of the PC may be altered by using the DOS external MODE command:

```
MODE COM1 br,pr,da,sb,P
```

where `br` is the baud rate from 110 to 9600,

`pr` is (O,E or N) for Odd, Even or No parity,

`da` is 7 or 8 for the number of data bits, and

`sb` is 1 or 2 for the number of stop bits.

Including `P` will cause continuous retries for timeout errors on the serial port.

A typical command will therefore be:

```
C:\DOS>MODE COM1 9600,N,8,1,P
```

The incoming serial data is expected to be in the INTEL Hex format, which is described in full in the appendix. It can be transferred from a pre-prepared INTEL Hex file through the serial port by the PC under DOS control, using the standard COPY command. A typical example is:

```
C:\8051> COPY filename.HEX COM1
```

No target starting address needs to be specified when this mode is selected, because the INTEL hex format contains the target address for each line. To compensate for the unique organization of this system to enable writing access to the code memory, the MSB of each address will be set before it is stored. The incoming code, specified to be at the normal code addresses, will therefore be loaded into the top 32K bytes of the external data memory map. This will then
be available as code at the lower 32K bytes of the code memory map.

A user can therefore prepare his program to start at the default starting address of 0000H, including any interrupt subroutines, and download it directly to the board. The most significant address bit will be set by the system to load the data from address 8000H, upwards. When, however, the program is executed, it will be read from the original code address of 0000H. The Operating System in the 8K bytes between 5000H and 6FFFH and the configuration data above address 7800H of the code memory, are write-protected. Any data specified for these addresses, will be lost.

The setting of the MSB of the address caters specifically for the downloading of the code of a user program. The system may also be used to download data into the lower 32K byte of the external data memory map. For this operation, some data manipulation is required: To load a block of data into the lower 32K byte external data memory, it must first be loaded into an unused section of the user program area, and then moved down by the Block Move Mode.

When entering the RS232 Load Mode, the Operating System will first request that the appropriate receiving baud rate be selected. Then it will display the message "RS232 Ready...", and go into a waiting state for incoming serial data. When data is received, a message will display "RS232 Loading...". The data will be stored at the appropriate address. A checkbyte will be accumulated up to the end of each line and reception will be ended if a checksum error occurs. The process will also stop after the INTEL hex format terminating line has been received, or
a key was pressed on one of the key pads. Messages on the screen will show if there was a "Checksum Error", if loading was "Aborted" by a key, or if reception was "Done" with no errors. The operation will return to the RS232 Memory Load heading of the Main Menu for additional loads.

The only place in the Operating System where the 3-minute auto-off timing does not occur, is while waiting for serial data to be received. If the user therefore wants the auto-off timing to be suspended, the system can be placed in this mode, and reactivated by pressing any key to abort the serial loading process.

Active Function Keys: (Baud rate selection for RS232 Memory Load)

< or > Move the cursor to select another baud rate.

Ent "Select the Receive Baud Rate" / "Start Reception".

Help Call the help screen.

Esc Escape back to the main menu.

Note: Once reception was initiated, the pressing of any key will abort the reception mode.

8.16. Mode C: Dumping a Block of Data through the RS232 Link

When entering this mode, the transmission baud rate must first be selected. Then the starting address of the external data memory block and the number of bytes will be requested, before serial transmission will commence. The outgoing data will be converted into the INTEL Hex format. This will include a checksum, a carriage return character after each line, the terminating line, and an "End-of-
File* character, ASCII number 26 or 1Ah. This last character will stop reception by the PC and close the storage file on the disk.

The receiving PC must be prepared and set to the correct protocol and baud rate beforehand. The PC can receive and store the data directly on a disk file through the COPY command. Here, the copy command must specify the COM port as the source, and the file name as the destination, e.g.:

```
C:\8051> COPY COM1 filename.HEX
```

Because the file is in the hex format, all the characters are readable and printable characters, and the file can be inspected with any text editing or display package. Due to timeout errors on the PC while it waits for the data to come in, zeros may be read and stored on the disk file before the hex format data. This will not create any serious problems when the file is inspected, because every INTEL Hex format line can easily be identified: It must start with a colon and end with a carriage return. The zeros may be deleted through normal text editing in any word processing package, or left as they are. If the file needs to be reloaded back into the board at a later stage, the zeros will be ignored by the reception routine. The routine will only start to react after the initial colon of an Intel Hex format line was received.

Care must be taken with the restoring of a block of external data to the 8K byte that corresponds to the Operating System, between addresses 5000H and 6FFFH: The MSB of the address will be changed when it is restored, and it will be directed to the protected Operating System area. To prevent this problem, move
the block of data to an unused section of the user program area before dumping. After reloading, move the block of data back to the original location.

If a user needs to save the current settings of a user program at any break point to a PC disk file for later retrieval, the Bulk Storage Data can be dumped by using this mode. The following initial settings should be used:

Starting Address: F000h
Number of Bytes: 0200h

The byte addresses will be included in the INTEL Hex data file, and will automatically be restored to the same addresses when reloaded back from the PC. If the original program is still in the code memory, or reloaded from the PC, a user can continue from the same programming step, with exactly the variables and settings he had, before the storage.

Active Function Keys: (RS232 Memory Dump)

< or > Move the cursor to select another baud rate.

Ent Select the current baud rate, or accept the displayed starting address or the number of bytes, and start transmission.

Help Call the help screen.

Esc Escape back to the main menu.

Note: Once transmission was initiated, pressing any key will abort the transmission mode.
8.17. Mode D: Move a Block of External Data

All the information in the code, internal and external data, and the Special Function Registers, is accessible on the external data memory map after the store operation of Mode 3.

The block move mode allows the moving of a block of data to another location within the 64K byte external data memory map of the controller, provided sufficient space is available. Moving can be done upwards or downwards, and block overlapping is also included. If the destination extends beyond the limits of the memory map, an error will be shown as "Too many bytes!". No provision has been made to warn the user when a block is moved into a protected area, and it assumes it was the intention of the user, and that the protection was disabled.

After this mode was entered, the lowest or starting address of the source block must be keyed in. Then the lowest or starting address of the destination block must follow and finally, the number of bytes to be moved.

Active Function Keys: (Block Move)

- < or > Move the cursor to the left or right.
- '0'-'F' Set a new start address, destination address or the number of bytes.
- Ent Select the entered source or destination address, or the number of bytes displayed.
- Help Call the help screen.
- Esc Escape back to the main menu.
8.18. Mode E: Protect/Unprotect Memory

This mode toggles between "to set" or "to clear" the write-protection of the Operating System and the LCA configuration. Care must be taken with this mode, not to destroy important code in the Operating System or data in the LCA configuration. It could cause a system crash. Then the original Operating System and configuration must be restored through the seeding process, described later in this section.

It is further possible to download a modified LCA configuration into the RAM, which will then take effect only after the 'ON/Configure' button has been pressed again. A modified Operating System may also be loaded through the RS232 link, but the system may crash when the code for the serial receiving routines is overwritten. Under normal circumstances, it should never be necessary to unprotect the appropriate memory sections at all.

Active Function Keys: (Protect/Unprotect Memory)

- **Ent**: Toggles between the protect and unprotect modes.
- **Help**: Call the help screen.
- **Esc**: Escape back to the main menu.

8.19. Mode F: Save Internal Data and Switch Off

To enable the continuation of a program or process from the point where it was stopped before the system was switched off, all the internal data and the contents of the Special Function Registers will be stored in the battery backed up RAM.
before the system will switch off. The same contents may then be restored back after the initialization of the micro-controller by the Restore Mode.

If the data and settings stored through Mode 3 must be kept and not overwritten by the current settings and data before switch-off, the previously stored data and settings must first be restored by Mode 4 before the Store and Off sequence can be initiated.

When this mode is selected, confirmation is first requested before the sequence begins. Confirmation can be done through any of the 'Enter', 'OFF' or 'F' keys. Key '4' will select the Restore Option if the stored values must be kept instead of the current settings.

**Active Function Keys: (Store and Off)**

- **Ent/OFF/F** Initiates the Store and Off sequence.
- '4' Select Restore Data and System Variable Mode
- Help Call the help screen.
- Esc Escape back to the main menu.

**8.20. The Seeding Process of the Board**

When the board is powered up for the first time, there is no intelligence in the code RAM to enable the configuration of the LCA, nor to use the serial port for serial reception. Similarly, if the LCA configuration or the Operating System has been badly corrupted, it will be impossible to use the board. The Seeding Process is the process to load the LCA configuration and the Operating System into the
code RAM from a cold start. This is done through direct configuration and downloading from the PC to the LCA and the code memory through the seeding download cable. The Xilinx LCA has six different ways to be configured after power is supplied to the IC. Three of these methods have been incorporated on the board.

The first method of LCA configuration is the Master Parallel Mode, which is used for the normal operation of the board. Here the LCA will generate addresses and read data in parallel from a memory, either from the top of the memory downwards, or from the bottom up. This downwards mode is used by the normal hardware configuration of the board, and initiated by pressing the 'ON/Configure' button.

The second method of configuration is the Serial Slave Mode, which is used initially for the seeding process. Here an external source, such as a PC, must generate a serial data train and a synchronous clock signal that must be applied to two pins of the LCA. This mode can be selected by closing the SEED jumper on the board. The data and clock signals are applied from a parallel port of a PC to the board, through a parallel download cable and the keyed 6-pin header connection on the board. The initial data in the configuration file contains the number of bits to follow. When this count has been reached, the LCA will come out of the configuration mode and start to operate.

The third method of configuration is the Serial Master Mode, and it can be selected by closing the "PROM" jumper in the board. This mode is similar to the
slave mode, except that the LCA supplies the synchronous clock signal, and the configuration can be loaded in from a serial PROM. Provision has been made for this mode by the inclusion of a blank 8-pin IC socket and a PROM select jumper. This mode was included to be able to configure the LCA for an application where the on board Code RAM will be disabled and not used at all.

The seeding process is initiated by selecting the Serial Slave configuration mode, and it will initially configure the LCA to be a Serial-In-Parallel-Out Shift Register, and an Address Counter. The data is stored in the INTEL Hex format on a disk file called SHIFTREG.MCS, and converted into a serial data train with a synchronous clock through a C-program called SEED.EXE. During the seeding process, the two Running Mode Select slide switches are used as the Address Counter Reset (Sw1) and the Count Direction selector (Sw2).

Once the LCA is configured and the "Seed" jumper removed, the address counter is reset and set to count from the top address downwards. The next serial data train from the PC is then shifted into the shift register, and loaded in parallel into the top end of the code RAM after every eight serial bits. This data contains the configuration that will be used by the final circuit, and is stored on a disk file called DECODER.MCS. This configuration will only take effect with the seed jumper removed to select to Master Parallel mode, and a re-configure command. The stored configuration will then be loaded into the LCA.

The next step is to reset the address counter again, and select the up counting mode. Data from the PC now contains the Operating System, and it is loaded
into address 5000H upwards in the code RAM. The Operating System is stored on a disk file called OPSYS.HEX.

Finally, the download cable is removed and the slide switches set to select the Operating System. When the 'ON/Configure' button is pressed, the LCA will reconfigure and the micro-controller will start to execute the Operating System.

The step-by-step procedure of the seeding process is displayed on the screen of the PC by the SEED.EXE program. To start the seeding process, one must make sure that the SEED.EXE, SHIFTREG.MCS, DECODER.MSC and OPSYS.HEX files are all in the current sub-directory. The parallel download cable must be plugged into any parallel port (take note which one, e.g. LPT1, LPT2, etc.) and into the 6-pin header connection on the board. The "Seed" jumper must be closed, and the 'ON/Configure' button pressed. The Red LED will go on to show the board is ready and waiting. The SEED program can be run by typing in the seeding program name, "SEED" at the DOS prompt. After a brief description of what the program does, every step is prompted and clarified on the PC screen, as follows:

Step-by-Step Seeding Procedure:

1. Connect the Controller Board to a parallel port of the PC.
2. Close the "SEED" jumper on the Controller Board.
3. Apply power to the board.
4. Press the 'ON/Configure' button. The Red LED on the Controller Board should light up.
Here the program will test if the files SHIFTREG.MCS, DECODER.MCS and OPSYS.HEX are in the current directory, and if not, it will flag a "File not Found" error message.

5. Select the appropriate printer port of the PC:
   1. LPT1:
   2. LPT2:
   3. Quit.
   (1,2,3):

   Here the selected printer port will be tested and if not ready, an error message will be given, e.g.:

   Parallel Port 1 may not be ready!
   Check the cable and if power is available on the board.

   If the port is ready, it will clear the screen and display the message:

   Port 1 is selected...

6. Press ENTER to start the shift register configuration.
   Or press Q to Quit...

   Here the program will load the SHIFTREG.MSC file, convert it to a serial train, generate the clock pulse and download it to the board through the selected printer port. The screen will display the message:

   Configuring the Xilinx LCA to a Shift Register and Address counter...

8. Operating Procedures
A bell and the word "Done!" will indicate completion.

7. Open the "SEED" jumper. (Done with shift register configuration.)

8. Set Switch 1 OFF and then ON again, to reset the internal address counter. Switch 2 stays OFF to select loading from the top, downwards.

9. Press any key to continue loading the configuration data for normal operation, into the top of the RAM, or Q to quit:

Here the program will load the DECODER.MSC file and download it to the board. The screen will display the message:

Loading the configuration data to the RAM.....

A bell and the word "Done!" will indicate the completion.

10. Set Switch 1 OFF then both ON. Switch 1 is the address counter reset. Switch 2 selects the upwards count direction.

11. Press any key to continue loading the code of the operating system into Code RAM, or Q to quit:

Here the program will load the OPSYS.HEX file and download it to the board. The screen will display the message:

Loading the operating system.....

A bell and the word "Done!" will indicate the completion.
12. Remove the download cable, set all switches to OFF, and press
the 'ON/Configure' button of the Controller Board.

13. Now the Controller Board is seeded and ready!

Note: A complete listing of the SEED.C program is included in the appendix.
9. The Hardware and Firmware Description

The hardware and firmware of this board are so interrelated that they have to be described together. Some unique features of the LCA (Logic Cell Array) have been used to enable the board to operate as it does.

The additional hardware to the micro-controller is mainly to add the essential hardware to attain a minimum system for operation. This includes a voltage regulator, the oscillator circuit, the external Code Memory and an address latch. In addition, sufficient hardware has been added to make sensible and userfriendly communication available between the user and the Operating System. A thirty-two-key keyboard and a 16-character by 1-line LCD Display Module were included on the board.

The Operating System enables direct access to all the internal registers and data of the micro-controller, and also the external code and data memories. The hardware either enables serial communication to and from a PC through an RS232 serial port for the downloading of user programs. Storage of the current data on the board to the PC for disk storage is also possible. Careful hardware design and some address line swapping enable a user program to run the micro-controller without any interference and virtually no prerequisites to cater for the existing hardware.

To appreciate the firmware design of the LCA, a brief description of the general operation and architecture of the LCA will be given initially. The Xilinx XC2064 PLCC68 LCA has been chosen, because it is the most economical device of this series that still suits all the requirements of the circuit.
9.1. An Overview of the Xilinx 2064 Series LCA

9.1.1 The CLB or Configurable Logic Block. (2000 Series)

Consider a combinatorial logic circuit with four inputs, and one (or two) output(s):

![Combinatorial Logic circuit diagram](image)

Fig. 9.1. The CLB Combinatorial Logic Circuit

Using normal logic AND, NAND, OR and NOR gate circuits, the outputs can be configured to be 1’s or 0’s for any combination of 1’s and 0’s on the inputs. The total number of combinations of the four input lines can be shown in a 16-line truth table. The state of the output can be defined to be a 1 or a 0 for any one of the sixteen combinations, shown below:

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1 or 0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1 or 0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1 or 0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1 or 0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1 or 0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1 or 0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1 or 0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1 or 0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1 or 0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1 or 0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1 or 0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1 or 0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1 or 0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1 or 0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1 or 0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1 or 0</td>
</tr>
</tbody>
</table>
If, instead of using normal logic gates, one were to use a small 16 x 1 bit RAM, where the four inputs represent the address lines, and the output is the single data bit. The input combination will then select one unique address and the data stored at that address, will appear on the output. The advantage of using such a RAM in place of normal logic gates is that the represented logic circuit can be altered by simply re-programming the data in the RAM. A further benefit is that any combination will have the same delay through the circuit. Such a circuit can be defined by a general Boolean equation as a function with four variables:

\[ F = f(A,B,C,D) \]

To enable a second output, using the same inputs and the same 16-bit RAM, the circuit can be configured to be two equations, each with only three variables:

\[ F = f(A,B,C) \quad \text{or} \quad F = f(A,B,D) \]
\[ G = f(A,B,D) \quad \text{or} \quad G = f(A,C,D) \]

Some limitations do exist of which inputs may be used together, but because the inputs can be swapped at will, this limitation can be bypassed.

Various programmable options exist for each block. The are selected by other stored RAM bits. These bits will be programmed to the selected options during the configuration of the LCA. The programmable configuration options available, over and above the combinatorial RAM content, are shown as multiplexers in the sketches on the next page:

9. The Hardware and Firmware Description
9.1.2 The Storage Element

To complete the Configurable Logic Block, it also contains a storage element in the form of a D-flip-flop, with asynchronous SET and RESET controls.

![Diagram of a D-Flip-Flop](image)

**Fig. 9.3. The CLB Storage Element**

The Input to the D-flip-flop is supplied from the $F$ function of the combinatorial circuit above, and the Clock, Set and Reset inputs can be programmed to be supplied from various sources. The output can also be programmed internally to be fed back as an input to the combinatorial logic section.
9.1.3 The Complete Configurable Logic Block

Such a CLB can now be programmed and used to fulfil a host of various functions, such as boolean logic functions, a storage element of a register, one bit of a synchronous or an asynchronous counter, multiplexers, state machines, etc.
In the XC2064 device, there are sixty-four of these CLBs, and each can be configured into any of the possible options available. The sixty-four CLBs are organised in a matrix of eight rows of eight CLBs each.

### 9.1.4 The Input/Output Blocks

To interface with the outside world, the LCA also contains I/O blocks, connected to the external pins of the chip. Each pin can be programmed to be either a dedicated output (with tri-state control), a dedicated input (with a storage latch if required) or a bidirectional port. The sketch below shows the architecture and various options available to each I/O Block.

![Diagram of the LCA Input/Output Block](image)

Fig. 9.6. The LCA Input/Output Block

There are 58 such I/O blocks available in the XC2064 device, and the I/O Blocks are placed along the four edges of the CLB matrix. The device is available in various packages, such as the PLCC44, the 48-pin DIP, a PLCC68 and a PGA84.
package. For the smaller packages all the I/O Blocks are not physically connected to output pins. Nevertheless, the blocks still exist on the device and may be used as storage elements or to create delay lines.

9.1.5 CLB and I/O Block Interconnections

Between the rows and columns of the CLBs and I/O Blocks are a number of programmable interconnect lines that can virtually connect any input from any block to any output of the same or any other block. In this manner, a flexible and rather complex digital circuit can be build up. Because all the CLBs and all the I/O blocks are identical, it allows the swapping of the functions of the CLBs inside the chip for the smallest delay time. The swapping of the functions of the I/O pins can place a specific input or output pin at a specific location to suit the PCB layout.

9.1.6 The LCA Special and General Purpose Pins

Apart from the 58 I/O pins connected to the I/O Blocks in the device, there are also a few dedicated control pins for the LCA. These are a Master Reset, Power Down, Done/Program, three Mode Selection Control pins, as well as two Vcc and two Ground pins. During the configuration mode, some general I/O pins have dedicated functions, such as the configuration address, data and control lines.

The positions of these special function configuration pins are fixed and cannot be swapped in the design like the general purpose I/O pins for normal operation.

9. The Hardware and Firmware Description page 76
9.1.7 The Configuration Modes for an LCA device

There are five modes available to configure the XC2064 devices, and the appropriate mode is selected by the logic levels on the Mode Selection Pins M0, M1 and M2 when power is applied, or when the "Done/Program" control line, DP, is pulled low for reconfiguration. While the configuration is in process, the "High During Configuration" pin, HDC is kept high, and the "Low During Configuration" pin, LDC is kept low. When the configuration is completed, the "Done/Program" line is made high by the device, and the HCD and LDC pins become general purpose I/O's. Pins that have no special functions during configuration, will be pulled high through internal resistors.

The configuration modes, with a brief description of each, follow below:

**Master Serial Mode.** (M0,M1,M2 = 000b)

The LCA will generate a clock pulse to a serial PROM, that will place the stored data on the Configuration Data pin of the LCA. (This mode is available as an alternate configuration mode for this project.) These serial PROMs also have a RESET pin that should be pulled low to reset the internal address counter of the PROM. This pin is normally connected to the "Done/Program" line, but if the PROM is not reset, a second set of configuration data can be loaded from the PROM, if requested by the hardware.

**Master Parallel Upwards Mode.** (M0,M1,M2 = 001b)

The Configuration Address Lines of the LCA will place a 16-bit address on an external memory, such as a RAM or EPROM. The "Low During Configuration"
pin can be used to enable 8-bits of parallel data output from the memory. This data will then be read into the LCA through the Configuration Data Lines. The address will start at 0000h and increment upwards until the required number of bytes has been read (approximately 1.5K bytes).

**Master Parallel Downwards Mode.** (*M*0,*M*1,*M*2 = 011b)

This mode operates in the same fashion as the Master Parallel Upwards Mode, but the address starts at FFFFh, and decrement downwards until the required number of bytes has been read. (This mode is used by this project for normal operation.)

**Peripheral Parallel Mode.** (*M*0,*M*1,*M*2 = 101b)

In this mode, the device must be mapped and decoded through three Chip Select pins as an 8-bit Parallel Output Device. An intelligent external device, such as a micro-controller, must download the configuration onto the data pins.

**Serial Slave Mode.** (*M*0,*M*1,*M*2 = 111b)

Only two pins are required for this mode, and an external device must generate a clock signal and a serial data train. (This mode is used for the seeding process of this project.)

### 9.1.8 The Design Entry to Realise an LCA Configuration

With the multitude of CLB, I/O block and interconnection options, it is virtually impossible to configure all the connections for a medium to complex digital design by hand and to set up a configuration bit stream to configure the LCA successfully. This is all done by the Xilinx program packages on the PC.
Various possible methods of design entry exist and a set of conversion, routing and testing programs will do the layout and report on any errors and excessive routing delays. The layout is then converted into a bit stream that is used to configure the LCA. Modifications to the configuration are relatively easy. It can be done by just changing the original design and feeding it through the entire "mapping and routing" process to generate a new configuration file. Simple modifications, such as inverting the logic of a signal, can be done changing a sign in a formula in the final layout, before a new bitstream is generated.

The design entry method used for this project was the ORCAD DRAFT schematic capture package. It was used to draw the hardware design schematic diagram that must be represented by the LCA. Special symbols, supplied with the package, were used to generate the drawing. These symbols are equivalent to and include all the normal logic gates, such as 2-, 3- and 4-input AND gates, or any combination of one or more inputs being inverted before it is applied to the gate. Similar symbols also exist for NAND, OR, NOR, XOR and XNOR gates. Then there are many types of flip-flops, counters, shift registers and multiplexers, in fact, equivalents for nearly all the normal ICs available to standard digital designs.

The schematic symbols used for the design entry, are special in that they are so defined that a specific type of netlist can be generated once the components have been placed and the connections made on the schematic drawing. Each symbol must be given an unique name, and some signal lines may also be named. These names will be carried through to the final LCA layout, so one can recognise which part of the original circuit is represented by which CLBs and internal connections.
of the final layout.

Once the circuit has been converted, the software will normally select a suitable device automatically. One may also choose a specific device and package type, and where specific I/O pins must be located in the final layout. It is also possible to set the "Place and Route" program of the Xilinx package to do repetitive layouts. This will enable a user to select the best layout with the shortest delays and the most effective CLB implementation.

9.2. The Hardware Circuits Required to be Built into the LCA

To keep the minimum chip count on the final training board, all the logic circuitry required by the system had to be placed inside the LCA. The requirements, schematic diagrams and operational descriptions for these circuits follow below. These circuits are only extractions out of the final circuit and a complete design entry schematic circuit diagram of the LCA is included in the appendix.

9.2.1 The Address Latch

The address latch is used to capture the multiplexed low address byte for external code and external data access. The "Address Latch Enable" pin, ALE, from the micro-controller is used to latch the low address byte from Port 0 during the address/data multiplexing cycle. The configuration of the LCA is done in the Master Parallel Mode from the Code RAM, and therefore the data line inputs and the address line outputs had to coincide with the fixed function pins used for the configuration.
9.2.2 The Keyboard Scanner and Decoder

The thirty-two keys of the keyboard are raster scanned by eight row outputs and four column inputs, as shown on the sketch on the next page. A '0' is placed on each row in a successive sequence, and if a key was pressed, the appropriate column input will be pulled low. When this is detected, the current column and the row logic levels are decoded and stored as a binary value between 00h and 1Fh. At the same time a "Data Available" control line generates an Interrupt 0 to the micro-controller. The five bits representing the key value pressed, the "Data Available" signal, DAV, and the state of the two Running Mode Selection slide switches are available to be read by the micro-controller from an internal 8-bit Keyboard Register, KREG.
Fig. 9.8. The Keyboard Scanner and Decoder

9. The Hardware and Firmware Description page 82
Shown on the schematic drawing on the previous page, the row strobe is generated by an 8-bit shift register. The outputs of the shift register are inverted by the output buffers to supply the pins, and an 8-bit NOR gate from the registers supplies the serial-in data bit of the shift register. Only when all the flip-flops are empty ('0'), a '1' will be placed on the input flip-flop. After that zeros will be placed on the input flip-flop until the '1' has shifted through. An additional flip-flop at the end will capture the '1' and reset the "Data Available" flip-flop, indicating that the key has been released and "No key has been pressed for the last scan".

When a key is pressed and the appropriate column line goes low, the GATE signal line will go high to clock a '1' into the DAV flip-flop halfway through the shift cycle on the negative going edge of the clock. The current levels on the column lines, and the logic levels on the row lines are decoded to place an equivalent binary value on the inputs of the keyboard register to be latched by the DAV signal. The DAV signal, the GATE signal and the inverted clock will also reset the column shift register to start scanning from the beginning. This allows sufficient delay between key sampling to eliminate switch bounce. Once the DAV flip-flop is set, the feedback from the output will keep the output high until the key has been released and reset by a '1' moving through the row shift register.

If two column keys are pressed simultaneously, the GATE signal will not go high, and the keys will be ignored. If two row keys are pressed simultaneously, only the first key encountered will be stored. If the key is changed to another legal key while the DAV signal is still high, it will be ignored. The previous value has
already been stored in the keyboard buffer by the positive going edge of the DAV signal.

The DAV signal will also cause an interrupt to the controller. The five data bits, the DAV value, and the state of the two Running Mode Selection switches can be placed on the data bus through the Keyboard Read select line.

9.2.3 The LCA Control Register

Three bit functions are controlled by the micro-controller in a "Control Register" in the LCA. They are; the Write Protect bit, that would prevent writing to the addresses of the Operating System and the LCA configuration in the Code RAM; the OFF bit for the software power off control; and the Operating System/User Program select bit, OPS. The OPS bit must be cleared to swap the addresses of the interrupt vectors between the Operating System addresses 5000h to 502Fh, and the user program interrupt vectors between 0000h to 002Fh. The swapping is achieved by applying XOR functions to address lines A12 and A14:

\[ \text{5000h} = 0101\, 0000\, 0000\, 0000b. \]

9.2.4 The Code RAM Decoding

The Code RAM must be enabled for reading code addresses between 0000h and 6FFFh, with the PSEN control line. It must also be enabled for reading and writing to the top 32K byte addresses as external data. The Operating System, mapped between D000h and EFFFh, and the LCA configuration, mapped between F800h and FFFFh on the external data memory map, may only be written to when
the "Write Protect" bit in the LCA Control register is set. The system I/O
devices, such as the Keyboard Read register and the Display Module and User I/O
Select lines, are all mapped between external addresses F400h and F7FFh, and the
Code RAM must be disabled for these addresses. The LCA Control Register is
only a write register at address F300h (to F3FFh). This address is also overlaid
by a code RAM byte, so that the previous contents written to the CREG register
can be read by the software. The Boolean Equation implemented in the LCA for
the Code RAM Enable output, CRM, is as follows:

\[
CRM = (A_{15} + A_{14} \cdot A_{13} \cdot A_{12}) \cdot PSEn + \ldots \quad \text{User Prog & Opsys [0000h - 6FFFh]}
\]
\[
+ (A_{15} \cdot A_{14} \cdot A_{13} \cdot A_{12} \cdot A_{11} \cdot A_{10}) \cdot RD + \ldots \quad \text{Sys. Vars. & CREG [8000h - F3FFh]}
\]
\[
+ A_{15} \cdot A_{14} \cdot A_{13} \cdot A_{12} \cdot \overline{WR} \cdot WP + \ldots \quad \text{Opsys as Xdata [D000h - EFFFFh]}
\]
\[
+ A_{15} \cdot (A_{13} \cdot \overline{A_{12}} + A_{14}) \cdot \overline{WR} + \ldots \quad \text{User Prog as Xdata [8000h - CFFFFh]}
\]
\[
+ A_{15} \cdot A_{14} \cdot A_{13} \cdot A_{12} \cdot A_{11} \cdot A_{10} \cdot \overline{WR} \quad \text{Sys. Vars. & CREG [F000h - F3FFh]}
\]

9.2.5 The External Data RAM Decoding

The external data RAM is only available for reading and writing in the lower 32K
bytes of the external data memory map. They are used with the Read and Write
control pins from the micro-controller. The Boolean equation for the decoding of
the External Data RAM IC follows below:

\[
DRM = \overline{A_{15}} \cdot (RD + \overline{WR}) \quad [0000h - 7FFFh]
\]
9.2.6 The Display Module Decoding

Apart from the eight data lines and the positive active "Enable Control" line, ENA, the display module has two additional mode select control lines, a "Data/Command" line, and a "Read/Write" line. The ENA line is decoded to become active when any external data address between F600h and F6FFh is accessed, and the address lines A0 and A1 will select between the "Data/Command" and "Read/Write" options. The view angle of the multiplexed LCD screen of the module is set by the voltage from a preset potentiometer on the Vo pin of the unit. A description of the internal registers and the programming requirements for the LCD Display Module is included in the appendix.

The Boolean equation for the ENA control line is:

\[ \text{ENA} = A_{15} \cdot A_{14} \cdot A_{12} \cdot A_{11} \cdot A_{10} \cdot A_{9} \cdot A_{8} \cdot (\overline{RD} + \overline{WR}) \quad [F600 - F6FFh] \]

9.2.7 The Two User I/O Select Line Decoders

For convenience, two user select lines, CS0 and CS1, are available. Each covers 256 address bytes for reading and writing between F400h to F4FFh and F500h to F5FFh on the external data memory map. Further decoding can be done on a user board using address lines A0 to A7, and the Read and Write control lines.

The Boolean equations for the two Chip Select lines are:

\[ \overline{CS0} = A_{15} \cdot A_{14} \cdot A_{12} \cdot A_{11} \cdot A_{10} \cdot A_{9} \cdot A_{8} \cdot (\overline{RD} + \overline{WR}) \quad [F400 - F4FFh] \]
\[ \overline{CS1} = A_{15} \cdot A_{14} \cdot A_{12} \cdot A_{11} \cdot A_{10} \cdot A_{9} \cdot A_{8} \cdot (\overline{RD} + \overline{WR}) \quad [F500 - F5FFh] \]
9.2.8 The Micro-Processor Reset Control

To keep the micro-controller in the reset state during configuration of the LCA, the micro-controller reset pin is connected to the "High During Configuration" pin, HDC. Once configured, this pin becomes a general purpose I/O pin, the "μ-Controller Reset", URS. It is connected to generate a reset when the 'Reset' button is pressed. This reset signal will also clear the CREG register and enable the Code RAM Write Protect bit. It will also disable the power OFF control and clear the OPS bit. The cleared OPS bit will swap the reset addresses 0000h with 5000h to start the execution at the beginning of the code of the Operating System.

9.3.9 The Interrupt 0 and Reset Vector Swapping Circuits

For power conservation, and while the Operating System waits for a key response from the user, the micro-controller will be in the idle mode for most of the time. To wake the controller out of the idle mode when a key is pressed, the "External Interrupt 0" is used. When a user program is running in the real time Execute mode, the program can be interrupted by pressing the 'Escape' key. This will create an "External Interrupt 0" to return the control to the Operating System. Single Step and Breakpoint operation make use of a software generated interrupt, just before the next user instruction is executed.

To prevent interference from user hardware on the Interrupt 0 pin of the micro-controller, the user must use the special IRQ pin on the edge connector for his Interrupt 0 input. This signal will be directed by the LCA to the Interrupt 0 pin of the micro-controller.
To indicate the source of the interrupt request to the micro-controller, so that the correct action can be taken, the three external interrupt sources, the keyboard, the 'Escape' key and the User Interrupt, will each set a bit in a flop-flop in the LCA. This will keep the Interrupt pin low, until either the keyboard is read to clear the 'Escape' and 'Keyboard' interrupt latches, or the CREG is accessed to clear the External User Interrupt latch. The Interrupt 0 Driver Schematic Diagram is shown below:

![Diagram](image)

**Fig. 9.9. The Interrupt 0 Circuit Diagram**

After a system reset, the OPS and the Escape Latch bits in the LCA will be cleared. This will swap the code addresses 0000h to 002Fh with addresses 5000h to 502Fh, so that the Operating System can start and take control of the system. Before a user program step is executed, the OPS bit is set to swap the addresses back to normal operation. The user program will then start at address 0000h with all it's normal interrupt vectors in place. After a single step execution, the OPS
bit will be cleared again to enable the Operating System to use its own interrupt vectors, instead. When the 'Escape' key is pressed during normal user program execution, the Escape Latch bit will create an address swapping of only addresses 0000h to 0007h, with addresses 5000h to 5007h. This includes only the Reset and Interrupt 0 vectors. The interrupt subroutine will return control to the Operating System.

The Boolean equations for the code address swapping are:

\[
y = A15 \cdot A14 \cdot A13 \cdot A12 \cdot A11 \cdot A10 \cdot A9 \cdot A8 \cdot A7 \cdot A6 \cdot (A5 \cdot A4 \cdot OP5 + A5 \cdot A4 \cdot A3 \cdot ESCL)
\]

\[
[0000 - 002Fh] [0000 - 0007h]
\]

\[
A14O (Output) = A14 XOR Y
\]

\[
A12O (Output) = A12 XOR Y
\]

A complete list of the pinouts and functions of the XC2064 PLCC68 LCA package is included in the appendix.

9.4. Additional Hardware Circuits External to the LCA

9.4.1 The Power Control Circuits

To enable a 3-minute auto-off feature for power conservation when the circuit is not in use, the on/off switching of the system has to be software controlled. The circuit is switched on by pressing the "ON/Configure" button, but switching off must be done by executing a specific software routine. When power is applied, the micro-controller has to be kept in a reset state while the LCA is configured. The circuit to comply with all these requirements, is shown on the next page:
The 'ON/Configure' button will make the initial power connection through an opto-isolator and a current enhancement transistor. After the LCA Reset and Done/Program pins have both been pulled low and the Reset pin made high again by the release of the button, the configuration will start. The Done/Program pin will become an output and it will stay low to keep the power active during configuration, and it will go high after completion. Then the OFF pin will become active low, take over, and keep the power on. The OFF pin is selected to be the output of the OFF flip-flop in the CREG register, which will switch the power off when set by software.

The general purpose I/O pins not used during configuration, will be pull high by internal resistors. Only the positive active ENA control of the display unit will be affected badly by such a high signal, and a diode to the Done/Program pin will keep this control signal low and inactive.
If the LCA Reset pin is pulled low during configuration, the configuration process will restart, but once completed, this Reset control will act as a global reset for all the registers in the LCA.

9.4.2 The RS232 Serial Link to the PC

The voltage level protocol required for RS232 communication is that a 'low' be represented by any voltage between +3 and +30 volt, while a 'high' is presented by any voltage between -3 and -30 volt. There are no suitable negative voltages on the board, so a MAX232 logic level converter had to be incorporated. This IC will convert the normal +5 volt from a digital circuit to +10 and -10 volt. It has two input buffers and two output buffers that will interface the RS232 protocol voltage levels to the normal digital circuit logic levels of 0 and +5 volt.

The serial port pins of the controller, RX and TX, are connected through the MAX232 and the serial cable to the TX and RX pins on the serial port of the PC. To enable the use of the RX pin for normal I/O operation while the serial port is not in use, a diode will pull the controller pin low when a '0' is received. The internal pull-up of the controller will pull the pin high for a received '1'. When the serial cable is removed, a MAX232 internal resistor will keep the output of the chip high, so it will not interfere with the other uses of the RX pin.

The RS232 handshaking lines are not used by the system as such, but the "Request to Send" (RTS) and the "Clear to Send" (CTS) lines were connected and looped through the RS232 device. Thus if the cable is not plugged into the board, or the power to the board is off, a break in the loop through the system will be created.
This can be detected by the software of the PC. The RTS and CTS can also be connected to the "External Interrupt 1" and the T0 pin through wire jumpers to enable the implementation of the handshaking lines in a communication system.

The other two RS232 handshaking lines, the "Data Terminal Ready" (DTR) and the "Data Set Ready" (DSR), are shorted in the 25-pin female D-connector, plugged into the PC. A test in the software for the integrity of this connection, will detect if the serial cable is not plugged into the PC. The through connections from the PC to the controller are shown in the sketch below:

Fig. 9.11. The RS232 Cable Through Connections

9.4.3 The Seeding Circuits and Jumpers

Three configuration modes are possible on the system, the Master Parallel Downwards Mode for normal operation, the Serial Slave Mode for the seeding process, and the Serial Slave Mode when the normal configuration must be loaded.
from a serial PROM. The logic levels of the Mode Control pins are as follows:

<table>
<thead>
<tr>
<th>Configuration Mode</th>
<th>M0</th>
<th>M1</th>
<th>M2</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Master Parallel(down)</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>LCA supply addresses to CRAM</td>
</tr>
<tr>
<td>Serial Slave</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>Ext clock and data from PC</td>
</tr>
<tr>
<td>Master Serial</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>LCA clock data from Serial PROM</td>
</tr>
</tbody>
</table>

To change from the Master Parallel(down) mode to the Serial Slave mode, only M0 need to be pulled up. This is achieved by pulling down the M0 pin on the board through a resistor and the Seed jumper will pull the pin up to Vcc.

To alternate between the Master Parallel(down) mode and the Master Serial mode, both the M1 and M2 pins must be pulled low. This is achieved by pulling both pins high through a resistor, and the PROM jumper will pull and keep both pins to ground. When a PROM is used for the configuration, the configuration is already stored on the board and the seeding process to load the configuration is not required.

The "Low During Configuration" pin is used to enable the Code RAM during configuration. The Red 'CONF' LED between the HDC and LDC pins will light up during this time. When the SEED jumper is inserted, it will pull the OUTPUT ENABLE and CHIP SELECT pins of the Code RAM high. The data output from the Code RAM will then not interfere with the serial data being loaded from the PC. The LDC pin from the LCA is also selected as the "Code RAM Enable Control", CRM, for normal operation. The schematic diagram for the seeding circuits and connections is shown on the next page:
The Seeding cable from the PC can be connected either to the 6-pin header supplied on the board, or to the empty 8-pin DIL serial PROM socket. The Done/Program line is also available on the header to enable the use of the serial download program and cable supplied by Xilinx. The connections for the Seeding cable are included in the appendix.

**9.4.4 The LCA Configuration for the Seeding Process**

The internal configuration of the LCA during the seeding process consists of a Serial-In-Parallel-Out Shift Register, a Bit Counter and an Address Counter. Only two signal lines from the PC are required to first configure the LCA in the Serial Slave Mode as the shift register, then to load the normal configuration into the top of the Code RAM, and finally, the Operating System into its appropriate addresses between 5000h and 6FFFh.

The two signal lines from the PC consist of a Clock signal and Data signal, both generated by the "SEED.EXE" program from the PC. This program will load the
seed configuration from the file called SHIFTREG.MCS, and clock the data out on the parallel printer port through the seeding cable. For the Serial Slave Mode, the clock signal must be applied to the "Configuration Clock" pin, CCLK, while the data must enter through the "Data-In" pin, DIN. The DIN pin is also the D0 pin for parallel configuration and normal data access from the memory. The Done/Program, HDC and LDC pins have the same logic levels as for any other configuration type. The "Done/Program" pin will keep the power on and the HDC will keep the micro-controller in the reset state. The LDC will attempt to enable the Code memory, but it will be kept inactive high by the "seed jumper". The complete circuit diagram of the Seeding Configuration is included in the appendix.

Once the LCA is configured as a shift register, the OFF and Display Enable pins will be kept low permanently. The reset to the micro-controller, as well as the address pins A15 and A14 will be kept high permanently. Address A15 is not connected to the Code RAM and address A14 must be high for all the addresses of both the configuration from FFFFh downwards, and the Operating System from address 5000h upwards. The program will remind the user on the PC screen to remove the SEED jumper to enable the control of the Code RAM. It will also request that the slide switches must be set to select down counting of the address counter and to preset the counter to FFFFh. The SEED.EXE program will load the normal configuration from the disk file called DECODER.MCS and it will start to clock the data out to the shift register in the LCA.

The clock signal will now be applied to the user defined Serial Clock, SCLK, and the data will still be entered at the D0 pin, set to be an input. The most significant

9. The Hardware and Firmware Description
bit of a data byte is shifted in first at the positive transition of the clock pulse. After 7 clock pulses, the least significant bit will be on the input pin D0. On the negative transition of the CLOCK, a modulus-7 counter will activate the Code RAM enable and the WRITE control pins to the RAM. The seven shifted-in data bits, and the LSB on the D0 pin will be stored in the RAM. The following positive transition of the clock will disable the writing, reset the modulus-7 counter and decrement the address counter. Now the shift register is ready to receive the next data byte.

After the normal configuration has been loaded into the RAM, the user is prompted by the PC to select the up counting and to preset the counter to 5000h. This is done through the setting of the slide switches. Then the Operating System is read from the file OPSYS.HEX, converted to serial data and shifted into the LCA in a similar process as for the configuration data.

Once the loading is completed, the seeding download cable is removed and the 'ON/Configure' button pressed. The LCA will now re-configure in the Master Parallel Mode and extract the data from the top end of the Code RAM.

9.4.5 The 62-Pin Extension Edge Connector

The extension edge connector socket is a standard IBM motherboard bus connector and blank IBM prototype cards can be used to add circuitry to the Training board. The pin numbers run from A1 to A31 on the side that faces the user, which will probably be the component side of the extension card. B1 to B31 are on the underside. All the pins of the micro-controller are directly connected to the pins.
of the extension socket, and a few extra features that may be useful for external circuits. The pin numbers, names and functions of some of these few additional features are included in the table below. A complete list is included in the appendix.

<table>
<thead>
<tr>
<th>Pin</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1</td>
<td>GND</td>
<td>Circuit Ground (NB: Not the battery ground!)</td>
</tr>
<tr>
<td>A2</td>
<td>Vcc</td>
<td>+5 V circuit positive (NB: Not the battery positive!)</td>
</tr>
<tr>
<td>A3</td>
<td>CS0</td>
<td>External Chip Select 0. Addresses F400h to F4FFh. (256 bytes. Further decoding can be done with addresses A0 to A7, and the RD and WR control lines.)</td>
</tr>
<tr>
<td>A4</td>
<td>CSI</td>
<td>External Chip Select 1. Addresses F500h to F5FFh.</td>
</tr>
<tr>
<td>A5</td>
<td>IRQ</td>
<td>User External Interrupt 0, in place of Port 3.2. A high to low transition on this pin will latch an interrupt to P3.2. The latch must be reset by a write instruction to the LCA control register.</td>
</tr>
<tr>
<td>A28</td>
<td>ON</td>
<td>External ON control. (Connect to BT- to switch on)</td>
</tr>
<tr>
<td>A29</td>
<td>BT+</td>
<td>Unregulated positive supply to the extension card.</td>
</tr>
<tr>
<td>B28</td>
<td>OFF</td>
<td>OFF control from LCA (Goes positive to switch off)</td>
</tr>
<tr>
<td>B29</td>
<td>BT-</td>
<td>To Negative Battery Terminal (NB: Not Circuit Ground)</td>
</tr>
</tbody>
</table>
10. Software Description

10.1. The Approach to Writing the Operating System

In the initial planning, it soon became apparent that the type of software required to achieve the objectives of the Operating System, would need very careful planning. A multi-menu key-driven system can divide the flow of the program into many possible pathways. The selection of each pathway must follow a simple logic that would be easy to understand, predict and anticipate for any user. Each pathway chosen must give sufficient feedback to confirm that the correct action has been taken, and it must follow through to return to the central core of the program in a logic way. Many keystrokes at various points in the program will give the same results, and these pathways must be identified, grouped together, and reduced to single subroutines. The planning of such a system can only be done effectively with the extended use of sequential lists and flow diagrams.

Numerous modifications during the planning and design stages of such a system are inevitable. After some initial planning and sketches on paper, it was decided to use the drawing package "ACAD" to do draw all the flow diagrams. This allows one to make modifications easy, without having to scratch out and overwrite modified sections, or to redraw sections that stay the same. After each modification a new neat printout can be made to base the rest of the planning on.

It was soon realised that the conventional method of using flow diagrams does not simplify the understanding and the ability to have an overview of a specific
section of the system as one would like it to be. The conventional method used for flow diagrams has therefore been modified to establish two different types of flow diagrams. To identify each type and for the lack of established traditional names, the two types of flow diagrams were called *Broad Based Flow Diagrams* and *Single Line Flow Diagrams*.

The Board Based Flow Diagram will be used to clarify a point in the program where a number of equal options are available. A typical situation is where a user may press any one of a number of keys of equal preference. This is indicated as a horizontal line with a single entry and multiple exits. An example of a Broad Based or Operating Flow Diagram is shown below:

![Diagram](image)

**Fig.10.1. A Broad Based Flow Diagram**

Each exit will be represented by the pressing of a selected key or group of keys. Some actions taken will be the same or closely related, while others may each
have its own set of instructions to follow. After the completion of these actions, some choices may go back to the starting point of this selection. Others may fall through to the next broad selection line, or move the flow of the program completely over to another section of the program. The logic of this type of flow diagram is relatively easy to follow at a glance and invaluable for debugging the program during the performance tests.

Another suitable name for this type of flow diagram in this specific application, is an **Operating Diagram**, showing how the logic and choices of each part of the program operated.

A **Single Line Flow Diagram**, on the other hand, relates more closely to the final assembler programming steps below one another, and the sequence of how the various programming modules will be placed in the whole program. Forward and backward jumps in the program are indicated as lines moving past program sections to specific entry points. The convention was adopted to place forward jump lines on the right-hand side of the flow diagram symbols and the backward jump lines to the left. Each entry point of a jump must be given an unique name or "label". These labels were already selected and defined in flow diagrams. A label must make sense in describing the action of the section, but still be unique in the program.

The composition of the single line flow diagrams was derived directly from the broad based flow diagram. Starting on the left option of the multiple choices, one may use simple "*test and jump if not true, or stay if true*" instructions. The
test will be followed by the set of action statements, and finally a jump statement to wherever the program flow must go from there. Then the next test instruction will follow, etc. The single line flow diagram also proved to be very valuable to select positions for intermediate jumps. They are required to extend the range of relative jumps that are limited to about 128 bytes forwards or backwards.

Once the single line flow diagrams were completed and all the labels selected and placed, it was very simple to convert this into the actual programming steps. The action and branching blocks of the single line flow diagrams were mostly kept in the descriptive form of an operation. Using "Get Switches", or test and jump if "Key > 0Fh", is easy to understand at a glance, but simple enough to convert directly to the actual programming steps. Modifications to the program were made very easy by starting at the broad based flow diagrams, transfer it to the single line flow diagrams, and finally to the specific programming instructions. The unique labels made the location of the routines very easy.

10.2. **Assembler Language vs "C for Micro-Controllers"**

Consideration was given to writing the entire Operating System in C, but after a few trial tests, it was found that the code generated by a routine in C was "traditionally" long and cumbersome. It also made such extensive use of subroutines that the stack area required was far too big to afford. One of the objectives of the Operating System was to make all the internal data and registers available for the user program. It meant that a large portion of the user data had to be stored temporarily for later re-use, whenever the control were handed back
to the Operating System. To keep a solid control of the variable placing and especially the stack requirements of the Operating System, it was decided to rather write the program in Assembler. The use of the single line flow diagrams helped to make this choice easy and simple to write, to locate and to modify.

10.3. **An Overview of the Operating System**

The Operating System consists of sixteen modes and each mode is available to the user for a specific task. The system was designed as a so-called "menu-driven" system. It uses the display unit to specify the options available and the keyboard to make the choice. Mode 0 can be considered to be the "Main Menu", and the other fifteen each a sub-menu. Each sub-menu returns to the main menu after the action was completed, or cancelled by the 'Escape' key. The keystrokes required in every mode were made as clear as possible, so that a user can go directly to that section he wants to go to, and do what needs to be done with the minimum of effort.

Help files for all the major modes were also included. Each Help file explains the basic requirements for the current mode and the action available from the keys. Various one second flash messages were included at various points to explain what was required, such as "Select Baud Rate", before the actual options are displayed on the screen. The aim was to enable a user with some basic knowledge of the internal architecture and operating requirements of a microcontroller, to operate the system effectively with the minimum or no reference to the handbook.
10.4. Internal Data System Variables and Stack Definition

To limit the internal data area required for the operation system to the minimum, the system variables of all routines were limited to the first 8 data bytes of internal data memory, and the next 16 bytes for stack operations. The global and local system variables are shown below:

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>00h</td>
<td>Mode</td>
<td>Specifies current mode</td>
</tr>
<tr>
<td>01h</td>
<td>LoAdd</td>
<td>Low Address of memory byte being edited</td>
</tr>
<tr>
<td>02h</td>
<td>HiAdd</td>
<td>High Address of memory byte being edited</td>
</tr>
<tr>
<td>03h</td>
<td>CurAd</td>
<td>Current Cursor Address</td>
</tr>
<tr>
<td>04h - 07h</td>
<td>various</td>
<td>Local variables (defined in various modes)</td>
</tr>
<tr>
<td>08h - 17h</td>
<td>Stack</td>
<td>(Using the default Stack reset value of 07h)</td>
</tr>
</tbody>
</table>

10.5. System Input/Output Addresses

F300 - F3FFh  As 1 WRITE byte to the Control Register, CREG, in the LCA, overlaid by a READ/WRITE memory storage byte to enable the reading of the current setting.

F400 - F4FFh  External Chip Select, CS0  (256 bytes)

F500 - F5FFh  External Chip Select, CS1  (256 bytes)

F600h        Display Module Command Instruction WRITE address

F601h        Display Module Data WRITE address

F602h        Display Module Status READ address

F603h        Display Module Data READ address
10.6. General Startup Routines after Power Up or a Reset

After power up and the configuration of the LCA, or after a system reset, the following initial settings are done:

* The Operating System and configuration are write protected.

* The OPS bit in the Control Register in the LCA, for swapping the user and Operating System reset vectors, as well as the OFF bit, are cleared. This is actually done by the hardware, but to have a copy of the current setting of the Control Register in the System Variables, these instructions were included.

* The Display Module is initialised. A complete description of the initialisation process for the Display Module is included in the appendix. Two user definable characters are defined on the display unit as the "up arrow" (↑) and the "down arrow" (↓). These two characters are extensively used by the Operating System display messages.

* The Break Point Table End, just after the thirty-two Break Point Addresses, is defined as 0000h, to stop any further breakpoint address comparisons at this point.
* The External Interrupt 0 is set at high priority and the Interrupt sources are set to be edge-triggered. All the interrupt flags are cleared.

* Two 1 second messages are briefly displayed on the screen. They are "Cape Technikon" and "µC Trainer V:4.3".

* The Running Mode Selection Switches are then read to either go to the Operating System, or go directly to execute a user program from address 0000h in the Single Step, the Break Point or the real time Execute Mode.

The Single Line Flow diagram, and the Assembler code listing for the initialisation routine, are shown on the next few pages:

```
Initialize

START: CPS = 0, RUN = 0
Store Control Reg.
EA = 1
Init Display Module
Define Chr 5 = \\
Define Chr 7 = \\
Cir Break Point
Table End = 0000
Int0 HI-Priority
Int0 Edge Triggered

Display Initialization
Messages

Read Switches

JNZ 00
00

M0-00

15,01,11

TUSR: LOAD, HI ADDRESS

JNZ M0-00F

Fig.10.2. The Initialisation Flow Diagram
```

10. Software Description  page 105
Assembler Listing

;**********************************************************
; Initialization Routine
;**********************************************************

; Initialize LCA Control Registers

START:
    MOV DPTR, #CntRg ;Reset LCA Control Register
    MOVX A, @DPTR
    ANL A, IOSH ; XData as was, Write Protect = 0,
    MOVX @DPTR, A ; OFF = 0, OPS = 0
    ; to swap 0000 - 002F ->Sxxx

; Initialise Display

    SETB EA ;Enable ALL
    MOV DPTR, #OFFBSB ;15 msec
    CALL WPSEC

    MOV DPTR, #DspCm ;Display Command Address
    MOV A, #3BH
    MOVX @DPTR, A ;1st Display Setup Instruction
    CALL WPSEC ;Write Instruction

    MOV DPTR, #OFFEOH ;Wait 6.4 msec (32 x 0.2 ms)
    CALL WPSEC

    MOV DPTR, #DspCm ;2nd Display Setup Instruction
    MOV A, #3BH
    MOVX @DPTR, A

    MOV DPTR, #OFFFH ;Wait 200 μsec
    CALL WPSEC

    MOV DPTR, #DspCm ;3rd Display Setup Instruction
    MOV A, #3BH
    CALL WrDsp
    CALL WrDsp
    CALL ClDsp
    CALL WrDsp
    MOV A, #06H ;Set Cursor to Inc & Disp Steady
    CALL WrDsp
    MOV A, #0DH ;Disp ON with Cursor Char Blink
    CALL WrDsp

; Define User Characters 06 and 07 (Down & Up Arrows)

    MOV A, #70H ;Add of User Character 6 (Dn)
    CALL WrDsp
    MOV DPTR, #DspDa
    MOV A, #00000100B
    CALL WrDsp
    CALL WrDsp
    CALL WrDsp
    CALL WrDsp
    MOV A, #00010101B
    CALL WrDsp
    MOV A, #00001110B
    CALL WrDsp
    MOV A, #00000100B
    CALL WrDsp
    MOV A, #00000000B
    CALL WrDsp
MOV A,#00000100B
CALL WrDsp
MOV A,#00001110B
CALL WrDsp
MOV A,#00010101B
CALL WrDsp
MOV A,#00000100B
CALL WrDsp
MOV A,#00000000B
MOV DPTR,#DspCm
MOV A,#80H
CALL WrDsp

; Up Arrow Chr = #7

; 1
; 1 1 1
; 1 1 1
; 1
; 1
; 1

; Cursor on 1st Character

; Set up system variables in Memory

MOV DPTR,#BPEnd
CLR A
MOVX @DPTR,A
INC DPTR
MOVX @DPTR,A
MOV IP,#01H
MOV TCON,#01H
MOV DPTR,#MsgI1
CALL DspMg
CALL W1sec
MOV DPTR,#MsgI2
CALL DspMg
CALL W1sec
MOV DPTR,#Kyd
MOVX A,#DPTR
ANL A,#0C0H
JNZ TUsrP
JMP Mod00

; 0000H at end of BP table
; EX0 high priority
; ExInt0 = Edge and Clr Flags
; for SS, BP & Exe running modes
; Display Init Messages
; ‘Cape Technikon’
; ‘μC Trainer V4.3’
; Mask in Switches only
; To Execute User Program or
; to Operating System

; Run User Program from Initialisation

TUsrP: MOV DPTR,#UsrPg
MOV LoAdd,DPL
MOV HiAdd,DPH
JMP Mod5Ex

; Normal User Program Start
; Start Add in Hi & LoAdd
; To Mode 5 RET Exit

;******************************************************************

10. Software Description
10.7. Mode 0: The Main Menu

The current mode value is stored as a number between 0 and Fh in the most significant nibble of the Mode system variable byte. Sub-modes are stored in the least significant nibble. The Operating Diagram as a Broad Based Flow Diagram, showing the various options and paths available, the Flow Diagram and the Assembler Listing for Mode 0 are shown on the next few pages:

Fig.10.3. The Main Menu Operating Diagram
Fig. 10.4. The Main Menu Flow Diagram

10. Software Description: Mode 0
Assembler Listing

;**********************************************************
; Main Menu - Mode 0
;**********************************************************

ModOO:
DspMd:
RestO:
TEscO:
TExeO:
IExeO::
TOff 0:
JMdFO:
TStrO:
JMd30:
TRlpO:
TEntO:
CALL ReadK

JB Acc.4,TEscO
CJNE A,#0FH,RestO
CJNE Mode,#0FOH,RestO
JMP Mod1
SWAP A
MOV Mode,A
JMP Mod0

CJNE A,#1CH,TExeO
CJNE Mode,#0FOH,RestO
JMP Mod0

CJNE A,#1EH,TOff0
MOV DPTR,#KyBrd
MOVX A,@DPTR
ANL A,#OCOH
JZ IExeO
JMP SSExt
JMP ModSO

CJNE A,#IEH,TStrO
CJNE Mode,#0FOH,JMdFO
JMP Mod1

JMP Mod50

JMP Mod50

JMP Mod0

CJNE A,#16H,TBlpO
CJNE Mode,#30H,JMd30
JMP Mod31

JMP Mod30

CJNE A,#14H,TEnt0
MOV DPTR,#HelpO
CALL Help
JMP DspMd

CJNE A,#13H, TMem0
MOV DPTR,#JmpTb
MOV A,Mode
SWAP A
MOV B,#03H
MUL AB
JMP @R+DPTR

;Cancel any Sub Modes
;Add mode to MsgOO
; to display message

;Jmp if not a Number Key
;Test if it is OFF Key
;Is Mode F selected as well
;Direct Save & Off
;
;Set Mode=Key

;Test if Esc Key

;Test if Exe Key
;Get Switches

;Mask in Switches
;To Mode 5 for No Switches
;To SS & BP Exit

;Long jump to Mode 5

;Confirm Save & Off

;Test if STORE Key
;Test if Mode = Store also
;Store directly

;Confirm Stores

;Test if Help Key
;Main Menu Help

;Test if Enter Key
;DPTR = Jump Table

;Mode in LSN
;Mode x 3
;Jump to current selected mode

10. Software Description: Mode 0

page 110
TMem0: MOV B,A
ANL a,#OFCH
CJNE A,#18H,TUp0
JMP Mod10

TUp0: MOV A,B
CJNE A,#15H,TDn0
MOV A,#OF0H

InDcM: ADD A,MODE
MOV Mode,A

IDspM: JMP DspMd

TDn0: CJNE A,#11H,TDspM
MOV A,#10H
JMP InDcM

;*********************************************************
; Mode 0 Jump Table
;*********************************************************

JmpTb: JMP Mod00
JMP Mod10
JMP Mod20
JMP Mod30
JMP Mod40
JMP Mod50
JMP Mod60
JMP Mod70
JMP Mod80
JMP Mod90
JMP ModA0
JMP ModB0
JMP ModC0
JMP ModD0
JMP ModE0
JMP ModF0

;*********************************************************

10. Software Description: Mode 0
10.8. **Mode 1: Edit Memory Segment**

This routine allows the user to inspect and alter any internal or external memory byte of the system. The main entry point is from Mode 0, where the Code segment will be selected automatically. Other entry points are from the main menu when one of the memory segment select keys 'Code', 'Data', 'SFR' or 'Xdata' has been selected.

It is not normally possible to have write access the Code memory in an 8051 system. This was bypassed by the mapping of the Code memory on the upper half of the external data memory as well, where reading or writing access is done through the "MOVX" instruction. The address of the current byte being edited, is stored in the two system variables 'LoAdd' and 'HiAdd' in the internal data memory. The memory segment being accessed depends on the type of instruction used. The upper address byte for the Internal Data and the SFRs does not have any significance, and for writing or reading to or from the SFRs, a special system specific manipulation had to be applied:

**Reading and Writing to a "Variable" SFR Address**

To enable access to any of the specified memory segment bytes on the external or internal memory maps, indirect memory access could be used with the 'LoAdd' and 'HiAdd' bytes containing the address of the byte. For the SFRs, however, indirect addressing does not exit. Indirect addressing to one of these addresses between 80h and FFh, will result in access to the hidden 128 bytes behind the SFRs, which only exists for the 8052 series of micro-controllers.
To access an SFR register specified in the 'LoAdd', a software modification to the Operating System had to be devised to change the direct addressing instructions to contain the specified SFR address as the operand. Because the Operating System is stored in RAM and therefore "soft", this operation was achieved with relative ease: Before a read or write instruction to an SFR register is executed, the software protection bit in the LCA Control Register was disabled. The address value in the operating instruction byte is then changed to reflect the selected SFR address value, before the modified "direct addressing" instruction is executed. The write protection bit was then enabled again before continuing.

The aim of the Edit Memory Segment mode is to enable the user to inspect and change the contents of any byte in any of the segments. Some bytes, however, do not exist in this system, and others may be write protected. To confirm that a specified byte in any of the memory segments was changed by the user, the contents are re-read and displayed from the actual address after the change was written to the byte. If the value does not reflect the value keyed in by the user, it will mean that the address was protected, or does not exist.

The Operating Diagram, the Flow Diagram, and the Assembler Listing of the software routines for Mode 1 follow on the next few pages:
Fig. 10.5. Edit Memory Segment Operating Diagram (page 1 of 2)

10. Software Description: Mode 1
Fig. 10.6. Edit Memory Segment Operating Diagram (page 2 of 2)

10. Software Description: Mode 1
Fig. 10.7. Edit Memory Segment Flow Diagram (page 1 of 4)

10. Software Description: Mode 1
Fig. 10.8. Edit Memory Segment Flow Diagram (page 2 of 4)
Fig.10.9. Edit Memory Segment Flow Diagram (page 3 of 4)
Fig. 10.10. Edit Memory Segment Flow Diagram (page 4 of 4)

10. Software Description: Mode 1
**Assembler Listing**

;***********************************************************************
; Edit Memory - Mode 1
;***********************************************************************

; Select Memory Segment for Editing

Mod10: MOV LoAdd,#0 ;B=Mem Key: 18=Code 19=Data
        MOV HiAdd,#0 ; 1A=SFR 1B=Xdata
        MOV A,B
        CJNE A,'19H,TSFR1

Mod11: MOV Mode,#11H
        MOV DPTR,#Msg11
        CALL DspMg
        MOV CurAd,#0C3H
        JMP P1Cul

TSFR1: CJNE A,#1AH,TXdal ;Test if Data Memory

Mod15: MOV Mode,#15H
        MOV DPTR,#Msg15
        CALL DspMg
        MOV LoAdd,#80H
        MOV CurAd,#0C3H
        JMP P1Cul

TXdal: CJNE A,#1BH,Mod1D ;Test if Xdata Memory Mod19:
        MOV Mode,#19H
        MOV DPTR,#Msg19
        CALL DspMg
        MOV CurAd,#0C1H
        JMP P1Cul

Mod1D: MOV Mode,#1DH
        MOV DPTR,#Msg1D
        CALL DspMg
        MOV CurAd,#0C1H

P1Cul: MOV DPTR,#DspCm
        MOV A,CurAd
        CALL WrDsp
        CALL ReadK

TESc1: CJNE A,#1CH,TKey1 ;Test if Escape Key
        JMP Mod00

TKey1: JB Acc.4,TEnt1 ;Jmp if not Key 0-F

; Replace digit under cursor with Key value.

T10C1: CJNE CurAd,#0C1H,T10C2 ;Test if CurAd=C1 (1st Digit)
        SWAP A
        ANL 02H,#0FH
        ORL 02H,A
        SWAP A
        JMP DecAd

T10C2: CJNE CurAd,#0C2H,T10C3 ;Test if CurAd=C2 (2nd Digit)
        ANL 02H,#0FH
        ORL 02H,A
        JMP DecAd

10. Software Description: Mode 1
T10C3: CJNE CurAd,#0C3H,T10C4
SWAP A
ANL 01H,#0FH
CJNE Mode,#15H,STMSB
ORL 01H,#80H
STMSB: ORL 01H,A
SWAP A

DecAd: CALL BnASC
MOV DPTR,#DispDa
CALL Wrdsp
INC CurAd
JMP PlCu1

IlOCl: ANL 01H,#OF0H
ORL 01H,A
IncMd: INC Mode
JMP Mod1X

; Test Other Keys
TEnt1: CJNE A,#13H,TLft1
JMP IncMd

TLft1: CJNE A,#10H,TRgt1
CJNE CurAd,#0C1H,T1C3
JMP PlCu1

T1C3: CJNE CurAd,#0C3H,DoCA1
MOV A,Mode
JB Acc.3,DoCA1
JMP PlCu1

DoCA1: DEC CurAd
JMP PlCu1

IPCu1: CJNE A,#12H,TMem1
MOV A,B
CJNE A,#1FH,THlpl
JMP Mod10

TRgt1: CJNE A,#12H,TMem1
CJNE CurAd,#0C1H,T1C2
MOV A,HiAdd
JMP DecAd

T1C2: CJNE CurAd,#0C2H,T1C3
MOV A,HiAdd
JMP DecAd

T1C3: CJNE CurAd,#0C3H,IncMd
MOV A,LoAdd
SWAP A
JMP DecAd

; New Memory Segment Selected Keys
TMeml: MOV B,A
ANL A,#1CH
CJNE A,#1FH,THlpl
JMP Mod10

THlpl: MOV A,B
CJNE A,#14H,TExel
MOV DPTR,#Help1
CALL Help
CJNE Mode,#11H,TMdl5
JMP Mod11

; Test if CurAdd=C3 (3rd Digit)
; Clear LoAdd Hi
; Jump if not SFR
; Set MSB for SFR Adds 80 - FF
; Write key to Hi LoAdd

; Key still in Acc
; Write Character to Display
; Cursor on next character

; Clear Lo LoAdd
; Place key in LoAdd

; Test if Enter Key
; Test if Left Key
; Test if CurAd is on digit 1
; then don’t Dec CurAd
; Test if CurAd is on digit 3
; Jmp if not SFR(11) or Data(15)

; Store Key in B
; Clear 2 LSBs, all ->18
; Test if a Mem Key
; Key in B

; Get Key back in Acc
; Test if Help Key

10. Software Description: Mode 1
TMd15: CJNE Mode,#15H,TMdlA ;Test if SFR Mode
  JMP Mod15
TMdlA: CJNE Mode,#19H,IMdlD ;Test if Xdata Mode
  JMP Mod19
IMdlD: JMP Mod1D ;Else Code Mode
;
Exe Key: Only active while in SS, BP or Exe running modes.

TExel: CJNE A,#1DH,IPCu1 ;Rest of keys
  MOV DPTR,#KyBrd
  MOVX A,@DPTR ;Read Switches
  ANL A,#DCDH ;Mask in switches
  JZ IPCul ;Ignore if no switches
  JMP SSExt ;else to SS & BP Exit

;**********************************************************
; Edit Memory - Mode IX
;**********************************************************

ModlX: MOV CurAd,#0C6H ;Entry from Mod10, 4th Add key
;
Decode and Display SFR or Data Addresses

DsAll: CALL ClDsp
  MOV A,Mode
  CLR Acc.0 ;Both Bin & Hex mode
  CJNE A,#12H,TlSFR ;Test if Data (both Bn & Hex)
  MOV A,@LoAdd ;Get LoAdd Data
  PUSH Acc ;Save Data in stack
  MOV DPTR,#Msgll ;'Data Add:
  MOV A,Mode
  JNB Acc.0,DMsgl ;Prepare to write 'D:'
  MOV A,'#D'
  JMP PlC84

DMsgl: CALL DspMg ;Display Msgll/15 for Hex
  MOV DPTR,#DspCm
  MOV A,#0C3H
  CALL WrDSP
  JMP DsLoA ;Place Cursor at C3 for Hex

TlSFR: CJNE A,#16H,TlXda ;Test if SFR (both Bn & Hex)
  CALL RDSFR ;Read SFR Data
  PUSH Acc ; and store in stack
  MOV DPTR,#Msg15 ;' SFR Add:
  MOV A,Mode
  JNB Acc.0,DMsgl ;Prepare to write 'R:'
  MOV A,'#R'
  CALL WrDsp

PlC84: MOV DPTR,#DspDa ;Write 'D' or 'R' on 80,
  CALL WrDsp
  MOV A,'#:' ; then ':'
  CALL WrDsp
  MOV DPTR,#DspCm
  MOV A,#84H
  CALL WrDsp
  JMP DsLoA ;Place Cursor at Dsp Add 84

;
Decode and Display Xdata or Code Addresses

TlXda: MOV DPL,LoAdd ;DPTR=Hi & LoAdd for X: & C:
  MOV DPH,HiAdd
  CJNE A,#1AH,I1Cod
  MOVX A,@DPTR ;Read Xdata

10. Software Description: Mode 1
Software Description: Mode 1

10.-software description: mode 1
Display Data in Binary Mode

Wrl:
  PUSH Acc
  MOV A,#'1'
  JMP Roll

DsBnD:
  MOV DPTR,#DspCm
  MOV A,#0C0H
  CALL WrDsp
  MOV DPTR,#DspDa
  POP Acc
  MOV B,#08H
  JMP Acc.7,Wrl

NxRol:
  PUSH Acc
  MOV A,#'0'
  JMP Roll

Roll:
  CALL WrDsp
  POP Acc
  RL A
  DJNZ B,NxRol

; Return point for cursor movement keys

Pl1Cu:
  MOV DPTR,#DspCm
  MOV A,CurAd
  CALL WrDsp
  CALL ReadK
  CJNE A,#1DH,T1Esc
  MOVX A,@DPTR
  ANL A,#OCOH
  JZ P11Cu
  JHP SSExt
  CJNE A,#1CH,T1Lft
  MOV A,Mode
  JB Acc.0,T1CuA
  CJNE CurAd,#0C6H,T1XC1
  MOV CurAd,#0C4H
  JMP Pl1Cu

T1XC1:
  CJNE CurAd,#0C1H,T1XC3
  JMP Pl1Cu

T1XC3:
  CJNE CurAd,#0C3H,Dc1CA
  ; Test if on 3rd Add digit
  JNB Acc.3,Pl1Cu
  ; Acc still Mode. Jmp Dat/SFR

; Cursor Left in Binary Mode

Dc1CA:
  DEC CurAd
  JMP Pl1Cu

T1CuA:
  CJNE CurAd,#0COH,T1X82
  MOV CurAd,#85H
  JMP Pl1Cu

T1X82:
  CJNE CurAd,#82H,T1X84
  JMP Pl1Cu

; Character '1'

; Cursor at Dsp Add CO for Bin
; Set up DPTR for Data
; Set up B as a Bit Counter
; Test if MSB is "1"
; Character '0'
; Next bit to Acc MSB

; Test if Exe Key
; Mask in switches only
; Ignore for no Switches
; Else SS & BP Exit

; Test if Esc Key

; Test if Left Key
; Jump if Binary Mode
; Test if on left Data digit
; to right Add digit if it is

; Test if on left Add digit
; ignore if it is

; Test if on 3rd Add digit

; Dec for CurAd=C7,C4,C2,(C3)

; Left Data digit in Bin Mode
; To last of Add digits

; On Left of Add digits
10. Software Description: Mode 1

10x84: CJNE CurAd,#84H,ClCA
JMP 11x3C
; On 3rd Add digit

11xgt: CJNE A,#12H,11hlp
CJNE CurAd,#85H,11x7C
MOV CurAd,#0C0H
JMP PllCu

11x7C: CJNE CurAd,#0C7H,11xC4
JMP PllCu

11xC4: CJNE CurAd,#0C4H,11xCu
MOV A,Mode
JB Acc.0,11xCu
MOV CurAd,#0C6H
JMP PllCu

11xCu: INC CurAd
JMP PllCu

11xlp: CJNE A,#14H,11xLnp
MOV DPTR,#Help1
CALL Help
JMP DsAll

11xLnp: CJNE A,#11H,11Up
INC 01H
CJNE LoAdd,#00H,11md1X
INC 02H
JMP DsAll

11Up: CJNE A,#15H,11xbn
DEC 01H
CJNE LoAdd,#0FFH,11md1X
DEC 02H
JMP DsAll

11xbn: CJNE A,#17H,11Mem
XRL 00H,#01H
MOV A,Mode
JB Acc.0,11xCO
MOV CurAd,#0C6H
JMP DsAll

11xco: MOV CurAd,#0COH
JMP DsAll

; New Memory Segment key.

11xMem: MOV B,A
ANL A,#0FCH
CJNE A,#18H,11Key
JMP Mod10

; '0-F' Keys

11Key: JB E.4,1P11C
MOV A,Mode
JNS Acc.0,RpAds
JMP Tcabn

; Return for rest of keys
; B still holds key

1P11C: INC CurAd
JMP PllCu

11md1X: JMP DsAll

11xco: MOV CurAd,#0COH
JMP DsAll

11mem: MOV B,A
ANL A,#0FCH
CJNE A,#18H,11key
JMP Mod10

; Store Key
; 18,19,1A,1B -> 18

11Key: JB E.4,1p11C
MOV A,Mode
JNS Acc.0,RpAds
JMP Tcabn

; Jmp if Bin Mode
10. Software Description: Mode 1

; Replace Add digits in Hex Mode

RpAds: MOV A,B
CJNE CurAd,#OC1H,T1YC2 ;Key to Acc
;Test if CurAd on Add 1

RphAH: SWAP A
ANL 02H,#0FH
ORL 02H,A
INC CurAd
JMP DaAll

T1YC2: CJNE CurAd,#OC2H,T1YC3 ;Test if CurAd on Add 2

RphAL: ANL 02H,#0FH
ORL 02H,A
INC CurAd
JMP DaAll

T1YC3: CJNE CurAd,#OC3H,T1YC4 ;Test if CurAd on Add 3

RplAH: SWAP A
ANL 01H,#0FH
ORL 01H,A
INC CurAd
CJNE Mode,#16H,Tmd17 ;Test if SFR Hx Mode

SMBT: ORL 01H,#80H ;Set MSB for Add 80-FF

IDsAl: JMP DaAll

Tmd17: CJNE Mode,#17,IDsAl ;Test if SFR Bn Mode
JMP SMBT

T1YC4: CJNE CurAd,#OC4H,T1YC6 ;Test if CurAd on Add 4

RplAL: ANL 01H,#0FH
ORL 01H,A
INC CurAd
INC CurAd
JMP DaAll

; Replace Data Digits in Hex Mode

T1YC6: CJNE CurAd,#OC6H,T1YC7 ;Test if CurAd on Data 1
MOV CurAd,#OC7H ;Key = B
MOV A,Mode ;Mode in Acc for GtDat RpHda:
CALL GtDat ;Old Data in A
ANL A,#0FH ;Clear Hi Nibble
SWAP A
ORL A,B
SWAP A ;Write Key

StDat: MOV B,A ;Data in B
MOV A,Mode
CLR Acc.0
CJNE A,#12H,TxSFR ;Test if Data Segment
MOV @Rl,B ;Store Data
JMP DaAll

TXSFR: CJNE A,#16H,Txxda ;Test if SFR Segment
MOV A,B
CALL WRSFR
JMP DaAll

TXXda: CJNE A,#1AH,IXCod
MOV A,B
MOV DPL,LoAdd

; Test if Xdata Segment
MOV DPH,HiAdd
MOVX @DPTR,A ;Write data
JMP DeAll

IXCod: MOV A,B
MOV DPL,LoAdd
MOV DPH,HiAdd
ORL DPH,#80H ;Set Code Write Add
MOVX @DPTR,A
JMP DeAll

ILYC7: MOV CurAd,#0C5H ;Set cursor. B=Key
MOV A,Mode
CALL GtDat
ANL A,#0FH
ORL A,B ;Mode in Acc for GtDat RpLDa:
MOVX @DPTR,A
JMP DsAll

; Replace Address digit in Binary Mode

TCaBn: MOV A,B
CJNE CurAd,#82H,T1Z83 ;Key in Acc and in B
JMP RpPHAH ;Cursor Inc in RpPHAH

T1Z83: CJNE CurAd,#83H,T1Z84 ;Test if Add 1
JMP RpPHAH

T1Z84: CJNE CurAd,#84H,T1Z85 ;Test if Add 2
JMP RpLAL

T1Z85: CJNE CurAd,#85H,T1ZCn ;Test if Add 3
MOV CurAd,#0COH ;Test if Add 4
JMP RpLAL

; Replace Data bit in Binary Mode

T1ZCn: CLR Acc.0
JNZ Not01 ;Jump if Key not "0" or "1"
MOV A,Mode
CALL GtDat ;Mode in Acc for GtDat
MOV C,B.0 ;Key "1" or "0" to Flag 0
MOV F0,C
MOV B,#08H ;Set up B as bit counter

NxtR1: CJNE CurAd,#0COH,RLACC ;Test if CurAd is on MSB
MOV C,F0 ;Flag to Carry
RLC A ;Replace MSB with Key

DcZCa: Dec CurAd
DJNZ B,NxtR1
MOV B,A ;New data in B
MOV A,CurAd
ADD A,#09H ;Restore CurAd + 1
CLR Acc.3 ;Make CurAd C8 -> C0
MOV CurAd,A
MOV A,B ;Data in Acc for StDat
JMP StDat

RLACC: RL A
JMP DcZCa

; Replace data digit if key not '0' or '1'

Not01: ANL 03H,#OFCH ;CuAdd: C0>C3>C0 C4>C7>C4
XRL 03H,#00000100B ;C4-->C0 and C0-->C4
CJNE CurAd,#0C4H,RpLDa ;Lo Dat if cursor not on C4
JMP RpHDA ; else Hi if cursor was on C4

;**********************************************************************

10. Software Description: Mode 1

page 127
;**********************************************************
; Some Relevant Subroutines
;**********************************************************

; Write Data to Variable SFR Subroutine
;**********************************************************

; Enter: Acc = Data, LoAdd(Rl) = SFR Add
; Exit: SFR data replaced
; Corrupt: DPTR, Acc, C
; Subs & Stack: 5 = 3 (WProt 2)

WrSFR: CJNE LoAdd,#0DOH,TWSF2 ;Test PSW
JMP WSFRX
TWSF2: CJNE LoAdd,#08H,TWSF3 ;Test PO
JMP WSFRX
TWSF3: CJNE LoAdd,#81H,TWSF4 ;Test SP
JMP WSFRX
TWSF4: CJNE LoAdd,#0AOH,WSFR ;Test P2
JMP WSFRX
WSFR: PUSH Acc
SETB C
CALL Wprot ;Unprotect Code Mem
MOV A,LoAdd
MOV DPTR,#$+80BH ;Code Write Add
MOVX @DPTR,A ;Write New Code ipo 04H
CLR C
CALL WPrt ;Write Protect Code Mem
POP Acc
MOV O4H,A ;04H was replaced by SFR Add
WSFRX: RET

;**********************************************************
; Read Data from Variable SFR Subroutine
;**********************************************************

; Enter: LoAdd(Rl) = SFR Add
; Exit: Acc=Data
; Corrupt: DPTR, Acc, C
; Subs & Stack: 4 = 2 (WProt 2)

RdSFR: SETB C
CALL Wprot ;Unprotect Code Mem
MOV A,LoAdd
MOV DPTR,#$+809H ;Code Write Add
MOVX @DPTR,A ;Write New Code ipo 04H
CLR C
CALL Wprot ;Write Protect Code Mem
MOV A,O4H
RET

;**********************************************************
Read Data from Selected Memory Segment Subroutine

Enter: Segment in Acc: 12=D, 16=SFR, 1A=X, 1E=Code
Address in (HiAdd) & LoAdd [(R2) & R1]
Exit: Data in Acc
Corrupt: DPTR, Acc, C
Subs & Stack: 6 = 2 (RdSFR 2 (WProt 2))

GtDat:
MOV DPH,HiAdd
MOV DPL,LoAdd
MOV A,Mode
CLR Acc.0
CJNE A,#12H,GtSFR ;For Hex OR Bin Modes
MOV A,@R1 ;Read Data
RET

GtSFR:  
CJNE A,#16H,GtXda ;Test SFR
CALL RdSFR
RET

GtXda:  
CJNE A,#1AH,GtCod ;Test if Xdata
MOVX A,@DPTR
RET

GtCod:  
ORL DPH,#80H ;Code Xdata Address
MOVX A,@DPTR ;Read Code
RET

10. Software Description: Mode 1
10.9. Mode 2: Edit Pre-Interrupt Registers

This mode will be entered after the execution of every user instruction executed in the Single Step Mode, when a Break Point Match has been found in the Break Point Mode, or when the 'Escape' key has been pressed in the real time Execute Mode. It allows the user to inspect and alter the user program values of the SFR registers and the internal data memory at the point of the break. Only those registers and the data bytes that would be corrupted by the Operating System will be stored in the external memory storage area. They are directly accessible in this mode. The other SFRs and internal data memory can be accessed by the normal "Memory Edit Mode". Should any value be changed in the "Pre-Interrupt Registers", the new values will be loaded into the registers before the next user instruction is executed. Even the program counter may be changed to allow the user to start executing at a new point in his program.

The current Pre-interrupt register values and all the other system variables may be stored by the "Save Data & System Variables" of Mode 3. A user may then start again at the same point and with exactly the same system variables and settings after, for example, a system crash or a power-off break. The stored values can be re-loaded by using the "Restore Data & System Variables" of Mode 4, after a reset or power up.

The sequence of the Pre-Interrupt registers as they would appear on the screen of the display, and the external addresses where they are stored on the external memory map, are shown on the next page:
When the 'Exe' key is pressed from this or any other menu option, these values will be restored in the registers and the next user instruction will be executed.

If there is no immediate reaction from the 'Exe' key, the 'Esc' key must be pressed first, then the 'Exe' key. The Running Mode Selection Switches must be set to select any one of the Running Modes.

The Operating Diagram, the Flow Diagram and the Assembler Listing of the software routines for Mode 2 are shown on the next few pages:
Fig. 10.11. Edit Pre-Interrupt Registers Operating Diagram

10. Software Description: Mode 2
Fig.10.12. Edit Pre-Interrupt Registers Flow Diagram (page 1 of 2)

10. Software Description: Mode 2  page 133
Fig. 10.13. Edit Pre-Interrupt Registers Flow Diagram (page 2 of 2)

10. Software Description: Mode 2
Assembler Listing

;**********************************************************
; Edit Pre-Interrupt Registers & Data - Mode 20
;**********************************************************

Mod20:
  MOV DPTR,#KyBrd
  MOVX A,@DPTR
  ANL A,#OCOH
  JNZ Mod21
  MOV D PTR,#Msg21
  CALL DispH
  CALL ReadK
  CJNE A,#1CH,T21Hp
  Jmp Mod00

T21Hp:
  CJNE A,#14H,Jmp2M
  MOV D PTR,#Help2
  CALL Help
  JMP DspM

Jmp2M:
  JMP DspM

; Store Display Data and Cursor Address

StMsg:
  MOV D PTR,#DispAd
  MOV A,DPTR
  CALL WSHRT
  SETB A.ee.7
  MOVX D PTR,#MsgSt
  MOV R4,#80H
  MOV R5,#07H

StMore:
  MOV D PTR,#DspCm
  MOV A,R4
  CALL WrDsp
  MOV D PTR,#DspRd
  MOV B,#08H

NxtRd:
  MOVX A,D PTR
  CALL WSHrt
  PUSH Acc
  DJNZ B,NxtRd
  MOV D PTR,#MsgSt
  MOV A,R5
  ADD A,DPL
  MOV DPL,A
  MOV B,#08H

NxSto:
  POP Acc
  MOVX @DPTR,A
  DEC DPL
  DJNZ B,NxSto
  CJNE R4,#08H,StDsp
  MOV R4,#OCOH
  MOV R5,#0FH
  JMP StMore

StDsp:
  MOV D PTR,#DspCm
  MOV A,#06H
  CALL WrDsp
  MOV A,#0DH
  CALL WrDsp

10. Software Description: Mode 2
Mod21:
MOV Mode, #22H ;Point to PC 22-2A
CJNE Mode, #2AH, $+J ;C=0 if Mode>29H = data
JNC Ds2Dt ;C=1 for Registers

Display Registers, Hi & Lo bytes

MOV CurAD, #0C3H ;Left on Left digit
MOV A, Mode ;Calculate Message Ref
ADD A, #ODEH ;Subtract 22H
SWAP A
MOV DPTR, #Msg22 ;DPTR=Msg22+16x(Mode-22)
ADD A, DPL
MOV DPL, A
CLR A
ADDC A, DPH
MOV DPH, A
CALL DspMg

MOV A, Mode ;Set up to Get Registers
ADD A, #ODEH ;Acc=Mode-22H
RL A ;Acc=2x(Mode-22H)
MOV DPTR, #MPC ;Register store base add
ADD A, DPL
MOV DPL, A
CLR A
ADDC A, DPH
MOV DPH, A
MOVX A, @DPTR
MOV LoAdd, A
INC DPTR
MOVX A, @DPTR
MOV HiAdd, A

Ds2By:
MOV DPTR, #DispMg ;Decode & Disp Hi&LoAdd
MOV A, #0C3H ;Place cursor on C3
CALL WrDsp
MOV DPTR, #DispDa
MOV A, HiAdd
SWAP A
CALL BnASC
CALL WrDsp
MOV A, HiAdd
CALL BnASC
CALL WrDsp
MOV A, #'
CALL WrDsp

MOV A, LoAdd
SWAP A
CALL BnASC
CALL WrDsp
MOV A, LoAdd
CALL BnASC
CALL WrDsp
JMP M2PlC ;Jump to Place Cursor

Display Internal Data as: 'D:aa=dd dd dd dd'
 Stored in: RO R5 R4 R2 R1

10. Software Description: Mode 2
Display Registers, Hi & Lo bytes

MOD21: MOV Mode, #22H  ; Point to PC 22-2A
MOD22: CJNE Mode, #2AH, $+3  ; C=0 if Mode>29H = data
          JNC Ds2Dt  ; C=1 for Registers

; Display Internal Data as: 'D:aa=dd dd dd dd'
MOD2Rg: MOV CurAD, #0C3H  ; Left on Left digit
          MOV A, Mode
          ADD A, #0DEH
          SWAP A
          MOV DPTR, #Msg22
          ADD A, DPL
          MOV DPL, A
          CLR A
          ADDC A, DPH
          MOV DPH, A
          CALL DspMg

          MOV A, Mode
          ADD A, #0DEH
          RL A
          MOV DPTR, #Msg22
          ADD A, DPL
          MOV DPL, A
          CLR A
          ADDC A, DPH
          MOV DPH, A
          CALL DspMg

          MOVX A, @DPTR
          MOV LoAdd, A
          INC DPTR
          MOVX A, @DPTR
          MOV HiAdd, A

MOD2By: MOV DPTR, #DspCm
          MOV A, #0C3H
          CALL WrDsp
          MOV DPTR, #DspDa
          MOV A, HiAdd
          SWAP A
          CALL BnASC
          CALL WrDsp
          MOV A, HiAdd
          CALL BnASC
          CALL WrDsp
          MOV A, #' 
          CALL WrDsp
          MOV A, LoAdd
          SWAP A
          CALL BnASC
          CALL WrDsp
          MOV A, LoAdd
          CALL BnASC
          CALL WrDsp
          JMP M2PCI

; Decode & Disp Hi&LoAdd
          MOV DPTR, #DspCm
          CALL WrDsp
          MOV DPTR, #DspDa
          MOV A, HiAdd
          SWAP A
          CALL BnASC
          CALL WrDsp
          MOV A, HiAdd
          CALL BnASC
          CALL WrDsp
          MOV A, #' 
          CALL WrDsp
          MOV A, LoAdd
          SWAP A
          CALL BnASC
          CALL WrDsp
          MOV A, LoAdd
          CALL BnASC
          CALL WrDsp
          JMP M2PLC

; Place cursor on C3
          MOV A, HiAdd
          CALL BnASC
          CALL WrDsp
          MOV A, HiAdd
          CALL BnASC
          CALL WrDsp
          MOV A, #' 
          CALL WrDsp
          MOV A, LoAdd
          SWAP A
          CALL BnASC
          CALL WrDsp
          MOV A, LoAdd
          CALL BnASC
          CALL WrDsp
          JMP M2PLC

; Display Internal Data as: 'D:aa=dd dd dd dd'
; Stored in: R0 R5 R4 R2 R1
MOD2Dt: MOV CurAd, #85H  ; Clear display
MOD2Dt2: CALL CIDsp
          MOV A, Mode
          ADD A, #0DEH
          RL A
          RL A
          PUSH Acc

  10. Software Description: Mode 2  page 136
MOV DPTR, #DspDa
MOV A, #"D"
CALL WrDsp
MOV A, #":";
CALL WrDsp
POP Acc
PUSH Acc
SWAP A
CALL BnAsc
CALL WrDsp
POP Acc
CALL BnAsc
CALL WrDsp
MOV A, #"=
CALL WrDsp
PUSH Aee
PUSH Aee
SWAP A
CALL BnASC
CALL WrDsp
POP Aee
PUSH Aee
PUSH Aee
CALL BnAse
CALL WrDsp
HOV A, #’=
CALL WrDsp
POP Aee
MOV DPTR, #MIDat
ADD A, DPL
KOV DPL, A
CLR A
ADDC A, DPH
MOV DPH, A
MOVX A, @DPTR
MOV R5, A
INC DPTR
MOVX A, @DPTR
MOV R4, A
INC DPTR
MOVX A, @DPTR
MOV HiAdd, A
INC DPTR
MOVX A, @DPTR
MOV LoAdd, A
MOV DPTR, #DspDa
MOV A, R5
SWAP A
CALL BnAsc
CALL WrDsp
MOV A, R5
CALL BnAsc
CALL WrDsp
MOV DPTR, #DspCm
MOV A, #OCOH
CALL WrDsp
MOV DPTR, #DspDa
MOV A, R4
SWAP A
CALL BnAsc
CALL WrDsp
MOV A, R4
CALL BnAsc
CALL WrDsp
JMP Ds2By

; Data store base add
; Data store offset
; Hi Nibble Add
; To use again
; Lo Nibble Add
; Acc=4x (Mode-2AH)
; Mem Data Reference
; Add offset in Acc
; 1st Data to R5
; 2nd Data to R4
; 3rd Data to R2
; 4th Data to R1
; Hi Nibble, 1st data byte
; Lo Nibble
; Set cursor for 2nd data byte
; Hi Nibble, 2nd data byte
; Lo Nibble
; To display other 2 bytes

; Return point for key functions

M2PlC: MOV DPTR, #DspCm
MOV A, CurAd
CALL WrDsp

10. Software Description: Mode 2
M2Key: CALL ReadK
CJNE A, #1CH, T2Exe
JMP Mod00

T2Exe: CJNE A, #1DH, T2Hlp
JMP SSExt

T2Hlp: CJNE A, #14H, T2Up
MOV DPTR, #Help2
CALL Help
JMP Mod22

T2Up: CJNE A, #15H, T2Dn
DEC Mode
CJNE Mode, #21H, IJM22
MOV Mode, #2FH

IJM22: JMP Mod22

T2Dn: CJNE A, #11H, T2Ent
JMP IncM2

IncM2: INC Mode
CJNE Mode, #30H, IJM22
MOV Mode, #22H
JMP Mod22

T2Ent: CJNE A, #13H, T2Rgt
JMP IncM2

T2Rgt: CJNE A, #12H, T2Lft
CALL MovCu
JMP M2PIC

T2Lft: CJNE A, #10H, T2Key
CJNE CurAd, #85H, T2CO
JMP M2PIC

T2C0: CJNE CurAd, #0C0H, T2C6
MOV CurAd, #86H
JMP M2PIC

T2C6: CJNE CurAd, #0C6H, T2C3
MOV CurAd, #0C4H
JMP M2PIC

T2C3: CJNE CurAd, #0C3H, Dc2CA
CJNE Mode, #2AH, $+3
JC M2PIC
MOV CurAd, #0C1H
JMP M2PIC

Dc2CA: DEC CurAd
JMP M2PIC

T2Key: JNB Acc.4, T2Key
JMP M2Key

T2Key: CJNE CurAd, #0C7H, CA2C6
ANL 01H, #0FOH
ORL 01H, A
JMP M2WrD

CA2C6: CJNE CurAd, #0C6H, CA2C4
ANL 01H, #0FH
SWAP A
ORL 01H, A
JMP M2WrD

10. Software Description: Mode 2
CA2C4:  CJNE CurAd,#0C4H,CA2C3
       ANL 02H,#0FOH  ;Clear HiAdd Lo
       ORL 02H,A      ;Write Key
       JMP M2WrD

CA2C3:  CJNE CurAd,#0C3H,CA2C1
       ANL 02H,#0FH   ;Clear HiAdd Hi
       SWAP A         ;Write Key
       ORL 02H,A      ;Write Key
       JMP M2WrD

CA2C1:  CJNE CurAd,#0C1H,CA2C0
       ANL 04H,#0FOH  ;Clear R4 Lo
       ORL 04H,A      ;Write Key
       JMP M2WrD

CA2C0:  CJNE CurAd,#0COH,CA286
       ANL 04H,#0FH   ;Clear R4 Hi
       SWAP A         ;Write Key
       ORL 04H,A      ;Write Key
       JMP M2WrD

CA286:  CJNE CurAd,#86H,CA285
       ANL 05H,#0FOH  ;Clear R5 Lo
       ORL 05H,A      ;Write Key
       JMP M2WrD

CA285:  ANL 05H,#0FH  ;Clear R5 Hi
       SWAP A         ;Write Key
       ORL 05H,A      ;Write Key
M2WrD:  CJNE Mode,#2AH,$+1
        ;C=0 if Mode>29H = data
       JC M2WrR
        ;C=1, Registers

; Write new Internal Data back to store
       MOV A,Mode     ;Calculate offset
       SUBB A,#2AH    ;Mode-2A = zero ref
       RL A           ;x4
       RL A
       MOV DPTR,#MIDat ;Mem Data Reference
       ADD A,DPL
       MOV DPL,A
       CLR A
       ADDC A,DPH
       MOV DPH,A
       MOV A,R5
       MOVX @DPTR,A   ;Write R5
       INC DPTR
       MOV A,R4
       MOVX @DPTR,A   ;Write R4
       INC DPTR
       MOV A,HiAdd
       MOVX @DPTR,A   ;Write HiAdd
       INC DPTR
       MOV A,LoAdd
       MOVX @DPTR,A   ;Write LoAdd
       CALL MovCu     ;Cursor one digit right
       JMP DsDt2

10. Software Description: Mode 2
Write new Register values back to store

M2WtR:
MOV A, Mode
ADD A, #0DEH
RL A
MOV DPTR, #MPC
ADD A, DPL
MOV DPL, A
ADD C A, DPH
MOV DPH, A
MOV A, LoAdd
MOVX @DPTR, A
INC DPTR
MOV A, HiAdd
MOVX @DPTR, A
CALL MovCu
JMP Ds2Rg

;****************************
; Calculate the Reg offset
; Mode-22
; Mem PC Reference
;****************************

; Move or Increment Cursor Add for Mode 2 Subroutine
;***********************************************************************

MovCu:
CJNE CurAd, #0C7H, T2CC4
RET

T2CC4:
CJNE CurAd, #0C4H, T2CC1
MOV CurAd, #0C6H
RET

T2CC1:
CJNE CurAd, #0C1H, T2C86
MOV CurAd, #0C3H
RET

T2C86:
CJNE CurAd, #86H, In2CA
MOV CurAd, #0C0H
RET

In2CA:
INC CurAd
RET

;***********************************************************************
10.10. Mode 3 & 4: Store and Retrieve Internal Data & System Variables

When the power to the board is switched off, all the internal data and SFR values of the micro-processor will be destroyed. The "Smart Socket" battery backed up Code and Data RAM ICs, however, will preserve their contents during a power break. To conserve the power dissipation from the onboard battery, a three minute auto-off timer was built into the software: If no button is pressed for three minutes while in the Operating System, the internal data and SFRs of the controller will be stored in the Code RAM IC, and the power will be switched off automatically. This was included so that if a user is testing a program and some interference, such as a front door or telephone call, cause the user to leave the system for too long, it will switch the system off automatically. To prevent a few hours work being destroyed, the current settings, before the switch off, will be stored and can be retrieved at any later stage.

A small extension to the power off storage allows a user to also store all the current settings of the system at any point. He can then restart again at a specific point in a user program, without having to re-run the program right from the beginning. Say one discovers there is an error somewhere in the program that creates a system crash and the system can only be recovered by a reset: A break point can be inserted just before the suspect routine. When the control is over to the Operating System after the break point, all the current settings are stored using Mode 3. They can even be dumped to a PC for disk storage and later reloaded back into the system. Now the user can Single Step or run through the suspect routine to try to find the error. If the system crashes, the settings at the
last storage point can be retrieved with Mode 4. Then the user can try another strategy to find the error. He does not have to go through the entire program again from the beginning.

With this storage facility, a user can also interrupt his program at any point, store the current settings on disk, and test an entire new program. At a later stage, the first program and settings can be reloaded, and the user can continue from exactly the same point where the break occurred.

The bulk storage of the internal data and system variables is only initiated by one of the following: When selected by the user to do so in Mode 3; when the three minute auto-off period has expired; or when the user selects the "OFF" option of Mode F. The normal system variables occupy a different block of memory than the bulk storage area. The normal usage of the Operating System will therefore not corrupt these values.

The Operating Diagrams, the Flow Diagrams and the Assembler listings of the software routines for Modes 3 and 4 are included in the next few pages:
10. Software Description: Modes 3 & 4
Fig. 10.16. Save Data and System Variables Flow Diagram
Fig. 10.17. Retrieve Data and System Variables Flow Diagram
Assembler Listings

;**********************************************************************
; Save Internal Data & System Variables - Mode 30
;**********************************************************************

Mod30: MOV DPTR,#Msg31 ;‘Enter to Save’
CALL DspMg

Key30: CALL ReadK
CJNE A,#13H,TEsc3 ;Test if Enter Key

Mod31: CALL SAVE
MOVMode,#30H ;Restore Mode
JMP DspMd ;To Main Menu

TEsc3: CJNE A,#1CH,THlp3 ;Test if Esc Key
JMP Mod00

THlp3: CJNE A,#14H,Key30 ;Test if Help Key
MOVDPTR,#Help3
CALL Help
JMP Mod30

;**********************************************************************
; Save Internal Data and SFR Subroutine
;**********************************************************************

; Corrupt: DPTR, Acc, C, Timer, R0, EXO=1
; Subs & Stack: 10 = 2 (DspMg 4 (WrDsp 2 (TOInt 2))), 6 = 2 (WlSec 2 (TOInt 2)), 8 = 4 (BlkMv 4)
SAVE: MOV DPTR,#Msg32 ;‘Saving Data....’
CALL DspMg
CALL WlSec

MOV R0,#0FFH ;Counter = FFH
MOVDPTR,#DatSt ;Start of Data Storage

NXReg: MOV A,@R0 ;Store Internal Data
MO VX @DPTR,A
INC DPTR
DEC R0
CJNE R0,#18H,NXReg ;Down to 18H

MOVDPTR,#SFRSt ;Start of SFR Storage
MOVA,P0 ;Port 0
MO VX @DPTR,A
INC DPTR

MOVA,P1 ;Port 1
MO VX @DPTR,A
INC DPTR

MOVA,P2 ;Port 2
MO VX @DPTR,A
INC DPTR

MOVA,P3 ;Port 3
MO VX @DPTR,A
INC DPTR

MOVA,PCON ;PCON
MO VX @DPTR,A
INC DPTR
MOV A,SCON  ;SCON
MOVX @DPTR,A
INC DPTR
MOV A,0CH  ;T2CON
MOVX @DPTR,A
INC DPTR
MOV A,0AH  ;RCAP2H
MOVX @DPTR,A
INC DPTR
MOV A,0BH  ;RCAP2L
MOVX @DPTR,A
INC DPTR
MOV A,0CH  ;TL2
MOVX @DPTR,A
INC DPTR
MOV A,0CDH  ;TH2
MOVX @DPTR,A
INC DPTR

; Store Current System Variables
PUSH 00H  ;Store LoAdd still in R0
PUSH 02H  ; and HiAdd
MOV DPTR,#SVars  ;Destination Add
MOV R0,DPL  ; in R3,R0
MOV R3,DPH
MOV R1,#07FH  ;Byte Counter - 1
MOV R2,#00H
MOV DPTR,#BPRef  ;Source Add for Sys Vars
CALL BlkMv
POP 02H  ;Recover Lo & HiAdd
POP 01H
MOV DPTR,#Msg33  ;'Data&Vars Saved'
CALL DspMg
CALL W1Sec
RET

;********************************************************************************
; Restoring Data & System Variables - Mode 40
;********************************************************************************

Mod40:  MOV DPTR,#Msg41  ;'Enter to Restore'
CALL DspMg
CALL ReadK
CJNE A,#13H,TEsc4  ;Test if Enter Key
MOV DPTR,#Msg42  ;'Restoring Data..''
CALL DspMg

; Restore System Variables and Pre-Interrupt Registers
MOV DPTR,#BPRef  ;Destination Address
MOV R0,DPL  ; in R3,R0
MOV R3,DPH
MOV R1,#07FH  ;Counter (128 Bytes - 1)
MOV R2,#00H
MOV DPTR,#SVars  ;DPTR = Source Address
CALL BlkMv  ;To Block Move (Up)

10. Software Description: Modes 3 & 4  page 147
Restoring save Internal Data (231 bytes)

MOV RO,#0FPH ;Counter and Data Add
MOV DPTR,#DatSt

NxDt4:
MOVX A,@DPTR ;Get byte from Mem
MOV @RO,A
INC DPTR
DEC RO
CJNE RO,#18H,NxDt4 ;Test if done (FF to 18)

Restoring saved SFR (11 bytes)

MOV DPTR,#SFRSt+l ;Pl in memory
MOVX A,@DPTR
MOV P1,A
INC DPTR
INC DPTR
MOVX A,@DPTR
MOV P3,A ;Port 3
INC DPTR
MOVX A,@DPTR
MOV PCON,A ;PCON
INC DPTR
MOVX A,@DPTR
MOV SCON,A ;SCON
INC DPTR
MOVX A,@DPTR
MOV OCSh,A ;T2CON
INC DPTR
MOVX A,@DPTR
MOV OCAh,A ;RCAP2L
INC DPTR
MOVX A,@DPTR
MOV OCbh,A ;RCAP2L
INC DPTR
MOVX A,@DPTR
MOV OCCh,A ;TL2
INC DPTR
MOVX A,@DPTR
MOV OCHh,A ;TH2
MOV DPTR,#Msg43 ;'Data Restored!'
CALL DspMg
MOV DPTR,#0E2B4H
CALL WPSec
MOV Mode,#40H ;Wait 1.5 seconds
;Restore Mode

DpMdI: JMP DspMd ;Intermediate Jump

TEsc4: CJNE A,#1CH,Th1p4 ;Test if Esc Key
JMP Mod00

TH1p4: CJNE A,#14H,Rest4
MOV DPTR,#Help4
CALL Help

Rest4: JMP Mod40

;***************************************************************************

10. Software Description: Modes 3 & 4
10.11. Mode 5: Execute a User Program in Real Time

This mode is one of the three options where a user program can be run after it has been loaded in form a PC, or keyed in through the "Edit Memory Segment" Mode. The other two modes are running a user program in the "Single Step" mode (Mode 6), or the "Break Point" mode (Mode 7). All three modes are essentially the same and they all exit into the execution of the user program through this mode.

The Execution Mode enables a user to execute a user program in real time to test hardware configurations, such as switch bounce and multiplexed displays. These cannot be tested successfully on a simulator or in one of the other slower modes. It is, however, possible to interrupt the normal execution of a user program by pressing the 'Escape' key. Such a break is considered to be a temporary suspension of the operation, and all the relevant SFR, internal data and system variables are stored before control is handed over to the Operating System. The user can then inspect the Pre-Interrupt Registers through Mode 2, or use any of the other Operating System options. When the 'Exe' key is pressed, all the stored SFR and internal data values will be reloaded back into the microcontroller, and the execution will continue with exactly the same settings it had before the break.

The default starting address of the user program at 0000h may also be changed before the execution of the user program is initiated, so that a user can start running any of his other modules or subroutines immediately. It must be pointed
out that when a user program is initiated to start running using Mode 5, it is assumed that the contents of the micro-controller registers can be any value. The essential register settings required must be included at the beginning of the user program. The exit routine into the user program for this mode is not the same routine that is used after a "Single Step", "Break Point" or 'Esc' key break return, that would reload previous SFR and internal Data values.

The method selected to exit the Operating System into the execution of a user program, is done with an unconventional "Return from Interrupt", instruction. This was chosen to enable the Single Step and Break Point running modes as well: The data book specifies that no interrupt will happen directly after any instruction accessing any of the interrupt control registers, or a "Return from Interrupt" instruction. At least one further instruction will be executed before the interrupt occurs. This principle is used by pushing the return address into the stack and by setting the Interrupt 0 flag by software just before an "Enable Interrupt 0" and the "Return from Interrupt" instructions. The execution will "return" to the address in the stack, execute one user instruction, and only then react on the interrupt request by jumping to the Interrupt 0 subroutine. When the Execution mode is selected, however, the interrupt flag will not be set before jumping to the user program.

The Operating Diagram, the Flow Diagram, and the Assembler listing of the software routines for Mode 5 are included on the next few pages:
10. Software Description: Mode 5

Fig. 10.18. Execute a User Program Mode Operating Diagram
Fig. 10.19. Execute a User Program Mode Flow Diagram

10. Software Description: Mode 5
Assembler Listing

;*****************************************************
; Execute an User Program - Mode 50
;*****************************************************

Mod50: MOV DPTR,#Msg51  ; 'Sw 1 & 2 ON & Ent'
       CALL DspMg

       CALL ReadK

       CJNE A,#1CH,T5Hlp  ; Test if Esc Key
       JMP Mod00

T5Hlp: CJNE A,#14H,T5Ent  ; Test if Help Key
       MOV DPTR,#Help5

       CALL Help

       JMP Mod50

T5Ent: CJNE A,#13H,ModSO  ; Test if Enter Key
       MOV DPTR,#KyBrd
       MOVX A,@DPTR
       ANL A,#0COH
       CJNE A,#0COH,DpMdI  ; Test if switches set
       MOV DPTR,#UsrPg
       MOV HiAdd,DPH
       MOV LoAdd,DPL

; Entry from SS & BP Modes

; Display/Edit User Program Start Address

Mod51: MOV DPTR,#Msg52  ; 'Exe Prog. C: '
       CALL Ent2B

       CJNE A,#1CH,Md5Ex  ; Test if Esc Key
       JMP Mod00

Md5Ex: MOV DPTR,#Msg53  ; 'Executing Prog..'
       CALL DspMg

       MOV DPTR,#DspCm
       MOV A,#0C7H
       CALL WrDsp

       MOV DPTR,#0FB1EH
       CALL WPSc

       MOV DPTR,#KyBrd
       MOVX A,@DPTR
       JB Acc.5,$-1  ; Wait for key release (DAV=1)

; Prepare for User Program Execution

PUSH 01H  ; Push LoAdd &
PUSH 02H  ; HiAdd in stack for RET jmp
MOV C,Acc.6
ANL C,Acc.7
MOV DPTR,#CntRg
MOVX A,@DPTR

10. Software Description: Mode 5
MOV Acc.0,C
SETB Acc.7
CLR Acc.1
MOVX @DPTR,A
CPL C
CLR EXO
MOV IE0,C

JNC OldAd
CJNE LoAdd,#30H,$+3
JNC OldAd
CJNE HiAdd,#00H,OldAd
POP Acc
MOV A,#50H
PUSH Acc

OldAd: SETB EXO

RETI

;OPS=1 for EXE, 0 for SS&BP
;EDIT=1 for all modes
;Set Write Protect OPSYS
;Store and Reset IRQ Latch
;C=0 for EXE, 1 for SS&BP
;Disable Interrupt
;IE0=1 to create SS interrupt

;Address stay as is for EXE
;Test if LoAdd < 30H
;and jump if not
;or jump if HiAdd not 00H
;Hi Return Address
;Set Add for swapped vectors
;Restore in stack

;Enable SS, BP or Esc Int
;Exe Program at stack ADD

;*******************************************************************
10.12. Modes 6 and 7: Run a User Program in the "Single Step" or "Break Point" Modes

These two modes operate approximately in the same way, in that the user program is only allowed to execute one instruction step before it is interrupted. In the Single Step mode, the current SFR and internal data will be stored before the control is handed over to the Operating System. In the Break Point mode, the current program counter will be compared with up to thirty-two user definable addresses. Only if a match is found, will the current data be stored and control handed over to the Operating System. If no match is found, the next user program step will be executed directly.

To run a user program through the Single Step Mode, the screen will prompt the switching of the Running Mode Select Slide switches, before the Start Address can be changed and the execution initiated. Here, the Interrupt 0 flag will be set by the software before the "Enable Interrupt 0" and the "Return from Interrupt" instructions. One user instruction will be executed before the interrupt request will take effect. The Interrupt 0 subroutine of the Operating System will be discussed in detail later, but what it does in principle, is to test if another interrupt is pending and enabled. If so, it will store the interrupt vector as an additional return address in the stack, so that the next step will be the first instruction of the user interrupt subroutine. This enables a user to do single stepping through his own interrupt subroutines as well, without appreciable pre-requisites or interference from the Operating System.
The Break Point Table is not part of the user program. It is therefore not necessary to insert special instructions in the user program to enable a Break Point interrupt. The table is stored in the system variable area in the Code RAM. The Break Point Addresses need not be in numerical order. The system will compare all the Break Point values with the current user program counter value until either a match or a 0000h value is found.

When the Break Point Mode is selected, the user may inspect and alter the existing Break Point Table, or add new break points as required. To eliminate a Break Point halfway through the table, the user must alter the address to some impossible address that will never be reached, such as FFFFh. Placing a 0000h in that position will create an "End of Break Point Table", which is not desirable. Mode A will clear the entire Break Point Table and replace all the values with 0000h.

The Operating Diagram, the Flow Diagrams, and the Assembler Listings of the software routines for Modes 6 and 7 are included on the next few pages:
Fig. 10.20. Single Step Selection Operating Diagram

10. Software Description: Modes 6 & 7
Fig. 10.21. Break Point Selection Operating Diagram

10. Software Description: Modes 6 & 7
Fig. 10.22. Single Step & Break Point Selection Flow Diagrams
Assembler Listings

;***********************************************************************
; Select Single Step Execution - Mode 60
;***********************************************************************

Mod60: MOV DPTR,#Msg61 ;'Set Sw 1 ON & Ent'
CALL DspMg
CALL ReadK
CJNE A,#1CH,THlp6
JMP Mod00

THlp6: CJNE A,#14H,TExe6
MOV DPTR,#Help6
CALL Help
JMP Mod60

TExe6: CJNE A,#1DH,TEnt6
;Test if Exe Key

Exe6: MOV DPTR,#KyBrd
MOVX A,@DPTR
ANL A,#00H
JNB Acc.6,IDpMd
JB Acc.7,IDpMd
MOV DPTR,#UsrPg
MOV R1,DPL
MOV R2,DPH
JMP ModSl
JMP DspMd
CJNE A,#13H,Mod60
JMP Exe6

;***********************************************************************
; Edit Break Points and Start Execution - Mode 70
;***********************************************************************

Mod70: MOV Mode,#00H ;R0=Mode=Break Point number
MOV CurAd,#0C4H
Mod71: MOV DPTR,#Msg71 ;'BrkPnt No :
CALL DspMg
M7DsB: ANL 00H,#1FH ;Round off after Inc or Dec
MOV DPTR,#DspCm
MOV A,#0C1H
CALL WrDsp
MOV DPTR,#DspDa
MOV A,Mode
SWAP A
CALL BnASC
CALL WrDsp
MOV A,Mode
CALL BnASC
CALL WrDsp
MOV A,#':'
CALL WrDsp
MOV DPTR,#BPRef
MOV A,Mode
RL A
ADD A,DPL
MOV DPL,A
CLR A
ADD A,DPH
MOV DPH,A
MOVX A,@DPTR
;Get Lo BP

;RO=Mode=Break Point number
;32 BPs are between 00-1F
;Each BP is two bytes
;BP Reference in Mem
;BP Number offset

10. Software Description: Modes 6 & 7
MOV LoAdd,A
INC DPTR
MOVX A,@DPTR
MOV HiAdd,A
MOV DPTR,#DspDa
SWAP A
CALL BnASC
CALL WrDsp
MOV A,HiAdd
CALL BnASC
CALL WrDsp
MOV A,LoAdd
CALL BnASC
CALL WrDsp
MOV A,LoAdd
CALL BnASC
CALL WrDsp

M7P1C: ANL 03H,#OC7H  ;Reset C3->C4 after left
ORL 03H,#OC4H  ;Reset C3->C7 after right
MOV DPTR,#DspDa
MOV A,CurAd
CALL WrDsp

; Return point after cursor move functions

M7Key: CALL Readk

CJNE A,#1CH,T7Hlp  ;Test if Esc Key
JMP Mode00

T7Hlp: CJNE A,#14H,T7Lft
MOV DPTR,#HlpBP
CALL Help
JMP Mode71

T7Lft: CJNE A,#10H,T7Rgt
DEC CurAd
JMP M7P1C

T7Rgt: CJNE A,#12H,T7Up
INC CurAd
JMP M7P1C

T7Up: CJNE A,#15H,T7Dn
DEC Mode
JMP M7DsB

T7Dn: CJNE A,#11H,T7Key
INC Mode
JMP M7DsB

T7Key: JB Acc.4,T7Ent  ;Test if 0-F Key

; Edit Break Points

CJNE CurAd,#0C4H,T7C5
ANL 02H,#0FH
SWAP A
ORL 02H,A

M7IcC: INC CurAd
JMP M7WB

T7C5: CJNE CurAd,#0C5H,T7C6
10. Software Description: Modes 6 & 7

```
;Blank Lo Nibble
ORL 02H,#0F0H
JMP M7IcC

;Blank Hi Nibble
ANL 01H,#0FH
SWAP A
ORL 01H,A
JMP M7IcC

;Blank Lo Nibble
ANL 01H,#0F0H
ORL 01H,A
MOV CurAd,#0C4H

MOV DPTR,#BPRef
MOV A,Mode
RL A
ADD A,DPL
MOV DPL,A
CLR A
ADD A,DPH
MOV DPH,A
MOV A,LoAdd
MOVX @DPTR,A
INC DPTR
MOV A,HiADD
MOVX @DPTR,A
JMP M7DsB

;Test if Enter Key
CJNE A,#13H,T7Exe
JMP Mod72

;Same action as Exe key
JMP M7Key

;No action from rest of keys
JMP Mod72

;Test if Exe Key
CJNE A,#1DH,M7Ky
MOV DPTR,#KyBrd
MOVX @DPTR,ANL A,#0COH
JZ Mod73
JMP SSExt

;Test if Esc Key
CALL DspMg
CALL ReadK
CJNE A,#1CH,THlp7
JMP Mod00

;Set SW2 ON & Ent
CALL DspMg
CALL ReadK
CJNE A,#1CH,THlp7
JMP Mod00

;Test if Help Key
CJNE A,#14H,TExe7
MOV DPTR,#Help7
CALL Help
JMP Mod73

;Test if Exe Key
CJNE A,#1DH,TEnt7
JMP Mod72

;Read Switches
MOV DPTR,#KyBrd
MOVX A,@DPTR
JNB Acc.7,Mod73
JB Acc.6,Mod73
MOV Mode,#71H
MOV DPTR,#UsrPg
MOV R1,DPL
MOV R2,DPH
JMP Mod51

;Go to Exe Mode to start
MOV DPTR,#80H
MOVX A,@DPTR
JMP Exe7

;Test if Enter Key
CJNE A,#13H,Mod72
JMP Exe7

;Same action as Exe key
```

;************************************************************************************

10. Software Description: Modes 6 & 7
10.13. Modes 8, 9 and A: Bulk clearing of Internal Data, the User Program Area and the Break Point Table

Fig.10.23. Mode 8: Clear Internal Data Operating Diagram

Fig.10.24. Mode 9: Clear Program Area Operating Diagram

Fig.10.25. Mode A: Clear Break Point Table Operating Diagram
Fig. 10.26. Mode 8, 9 & A: Clear Memory Areas Flow Diagrams
Assembly Listings

;**********************************************************
; Clear Internal Data - Mode 80
;**********************************************************

Mod80:
TRlp8:
TEnt8:
NxDa8:
MOV DPTR,IMag81
CALL DspMg
CALL ReadK
CJNE A,#1CH,TH1p8
JMP Mod00

TH1p8:
CJNE A,#14H,TEnt8
MOV DPTR,#Help8
CALL Help
JMP Mod80

TEnt8:
CJNE A,#13H,Mod80
MOV DPTR,#Msg82
CALL DspMg
MOV R0,#0FFH
CLR A

NxDa8:
MOV @RO,A
DJNZ RO,NxDa8
MOV DPTR,IMsg83
CALL DspMg
CALL WISec
MOV Mode,#80H
JMP DspMd

;'Ent to Clr IData'
lTest if Esc Key
lTest if Help Key
lTest if Enter Key
'iCounter and Data Add

;'IData Cleared!
;Wait 1 sec
;Restore Mode

;**********************************************************
; Clear User Program Area - Mode 90
;**********************************************************

Mod90:
TH1p9:
TEnt9:
NxBt9:
MOV DPTR,#Msg91
CALL DspMg
CALL ReadK
CJNE A,#1CH,TH1p9
JMP Mod00

CJNE A,#14H,TEnt9
MOV DPTR,#Help9
CALL Help
JMP Mod90

CJNE A,#13H,Mod90
MOV DPTR,#Msg92
CALL DspMg
MOV DPTR,#UsrPg
CLR DPH,#80H

CLR A
MOVX @DPTR,A
INC DPTR
MOV A,DPH
CJNE A,#0D0H,NxBt9

MOV DPTR,#Msg93
CALL DspMg
CALL WISec
MOV Mode,#90H
JMP DspMd

;'Ent to Clr UsrPg'
;Test if Esc Key
;Test if Help Key
;Test if done (FF - 01)
;'IData Cleared! '
;Wait 1 sec
;Restore Mode

;'Clearing Program'
;Start of user program
;Code Write Add is Code+8000H

;Write zero to Xdata
;Upper end of User Program + 1
;'Program Cleared!'
ModA0: MOV DPTR,#MsgA1
CALL DspMsg
CALL ReadK
CJNE A,#1CH,THlpA
JMP Mod00

THlpA: CJNE A,#14H,TEntA
MOV DPTR,#HelpA
CALL Help
JMP ModA0

TEntA: CJNE A,#13H,ModA0
MOV DPTR,#MsgA2
CALL DspMsg
MOV DPTR,#BPRef
MOV B,#42H
CLR A

NxBtA: MOVX @DPTR,A
INC DPTR
DJNZ B,NxBtA

MOV DPTR,#MsgA3
CALL DspMsg
CALL W1Sec
MOV Mode,#0A0H
JMP DspMd

;**************************************************************************************************************
; Clear Break Point Table - Mode AO
;**************************************************************************************************************

10. Software Description: Modes 8, 9 and A
Clear Break Point Table - Mode AO

ModAO:
MOV DPTR,#MsgA1
CALL DspMg
CALL ReadK
CJNE A,#1CH,THlpA
JMP Mod00

THlpA:
CJNE A,#14H,TEntA
MOV DPTR,#HelpA
CALL Help
JMP ModAO

TEntA:
CJNE A,#13H,ModAO
MOV DPTR,#MsgA2
CALL DspMg
MOV DPTR,#BPRef
MOV B,#42H
CLR A

NxBtA:
MOVX @DPTR,A
INC DPTR
DJNZ B,NxBtA
MOV DPTR,#MsgA3
CALL DspMg
CALL WISec
MOV Mode,#0AOH
JMP DspMd

;**********************************************************

10. Software Description: Modes 8, 9 and A

The 11.059 MHz crystal used on the system allows one to select any of the standard asynchronous serial baud rates between 300 and 9600 baud accurately. The data format protocol is 8 data bits, No Parity and 1 Stop Bit.

The serial data expected must be in the INTEL Hex format. In each line the number of bytes and the address of the first byte in the line are specified, followed by the data bytes and a checkbyte. A complete description of the INTEL Hex format is included in the appendix, but a brief summary of the contents of one line of data is as follows:

```
:10123400112233445566778899AABBCCDEEFF00CC
```

* A line always starts with a colon (:)

* Two hexadecimal digits specify the number of data bits included in that line with a maximum of sixteen.

* Four hexadecimal digits specify the address of the first data bit, with ascending addresses for the following bytes.

* Two Control digits follow (00 = Normal Data, and 01 = the End Line).

* From one to sixteen data bytes, made up of two hexadecimal digits each.

* A two hexadecimal digit checkbyte.
After selecting the appropriate baud rate in this mode, the system will monitor the RS232 link until the colon of an INTEL Hex format line is received. Each line will be interpreted and stored until the "End of Transmission" line is received. If a checkbyte error was detected, or any key was pressed by the user, the reception will be aborted. The loading process from the PC is initiated by the normal DOS COPY command to, for example, COM1.

The only place in the Operating System where the 3-minute auto-off feature is not working, is when the system waits for a next INTEL Hex line. This feature can be used to keep the system active and not switching off within the prescribed three minutes. The system does not have to be connected to a PC and the pressing of any key will return the control to the main menu.

The main aim of the serial load feature is to load user programs into the system. It is also possible to dump and reload any of the other memory segments to or from a PC. The contents of all the memory segments are accessible for reading and writing on the 64K byte External Data Map of the micro-controller. The table below shows the external address locations of the various segments:

<table>
<thead>
<tr>
<th>Segment</th>
<th>Normal Address</th>
<th>Memory</th>
<th>External Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Xdata (32K)</td>
<td>0000h - 7FFFh</td>
<td>Data RAM</td>
<td>0000h - 8FFFh</td>
</tr>
<tr>
<td>User Code (22K)</td>
<td>0000h - 4FFFh</td>
<td>Code RAM</td>
<td>8000h - CFFFh</td>
</tr>
<tr>
<td>Op.System (8K)</td>
<td>5000h - 6FFFh</td>
<td>Code RAM</td>
<td>D000h - EFFFh</td>
</tr>
</tbody>
</table>
Segment | Normal Address | Memory | External Address
--- | --- | --- | ---
SFR (128b) | 08h - FFh | Internal, Code RAM | F0C2h - F0D1h, F100h - F10Ah
Idata (24b) | 00h - 17h | Internal | F0D2h - F0E9h
Idata(rest)(232) | 18h - 7Fh | Internal | F118h - F1FFh
Configuration | F800h - FFFFh | Code RAM | F800h - FFFFh

The code addresses of an assembled user program on the PC are normally from address 0000h upwards, and stored as such in the INTEL Hex format. To enable one to load such a file and write it directly to the correct code addresses, the most significant address bit of any data byte read through the RS232 channel, will automatically be set by the software. It will therefore be written to the top half of the 64K byte external data memory map from address 8000h upwards.

Bulk storage of the current settings of a program is all located in the top half of the 64K bytes external memory. It can be stored to disk by using Mode C, and reloaded back without any problems created by the setting of the most significant bit of the address. These bits are set already. The only problem that can exist is when a user wants to store some of his normal external data in the lower 32K bytes to disk, for later retrieval.

Here, the most significant address bit will be zero, but when reloaded, will land in the top half of the 64K byte address map. With some care, this can also be bypassed by using the Xdata Block Move Option. It is very easy to load the user program that one can 'borrow' the user code address space temporary, and reload
the program again afterwards. To dump external user data from the lower half of the memory map, it may be dumped to the PC directly. After reloading, it needs to be block-moved downwards. Data between external addresses 5000 and 7FFFh must first be block-moved downwards before dumping, else it will be lost when trying to overwrite the protected Operating System and LCA configuration areas.

The Operating Diagram, the Flow Diagrams, and the Assembler listings of the software routines for Mode B and related subroutines are included on the following pages:

![Operating Diagram](image)

**Fig.10.27. RS232 Load Operating Diagram**

10. Software Description: Mode B
Fig.10.28. RS232 Load Flow Diagram

10. Software Description: Mode B  

page 171
Assembler Listing

;**********************************************************
; Load Data Through RS232 - Mode B0
;**********************************************************

ModB0: CALL BaudR
        CJNE A,#1CH,ModBl
        JMP Mod00

ModBl: MOV DPTR,#MsgB3
        CALL DspMg
        MOV SCON,#0101000B
        SETB EX0
        SETB ES
        ORL PCON,lOlH
        CLR EXO
        CLR ES
        JBC RI, MdBRx
        CLR TR1
        MOV SCON,#00H
        MOV DPTR,#MsgB6
        CALL DspMg
        CALL W1Sec
        MOV Mode,#0BOH
        JMP DspMd

ModB2: QRL PCON,#01H
        CLR EX0
        CLR ES
        JBC RI,MdBRx

SLABR: CLR TR1
        MOV SCON,#00H
        MOV DPTR,#MsgB6
        CALL DspMg
        CALL W1Sec
        MOV Mode,#0BOH
        JMP DspMd

MdBRx: MOV DPTR,#MsgB4
        CALL DspMg
        JMP SLBTO

SLBT1: ORL IE,#00010001B
        ORL PCON,#01H
        JBC RI,SLBT0

SLBT0: MOV A,SBUF
        CJNE A,'#',SLBT1

Receive and Store Data Byte counter for line

CALL RxByt
SWAP A
ORL B,A
CALL RxByt
ORL A,B
MOV B,A
MOV R3,A
ADD A,R3

Receive and Store Address

CALL RxByt
SWAP A
MOV DPH,A
CALL RxByt
ORL A,DPH
MOV DPH,A
ADD A,R3

Software Description:
Mode B page 172
MOV R3, A
ORL DPH, #80H
CALL RxByt
SWAP A
MOV DPL, A
CALL RxByt
ORL A, DPL
CALL RxByt
ORL A, DPL
MOV R3, A
; Store Checksum
; Code Write Add = Code +8000H
; Lo Add Hi
; Write hi nibble
; Add in Acc
; Write Lo nibble
; Add Checksum
; Store Checksum

; Receive and Store Control Byte
CALL RxByt
; Get following '0'
CALL RxByt
; Get Directive
JNZ TDone
; If not '0' test type

; Receive and Store Data Bytes
SNxBt:
CALL RxByt
; Next data byte Hi
SWAP A
MOV R0, A
; Store Hi Data Byte
CALL RxByt
; Lo Data Byte
GRL A, R0
; Add Hi Nibble
MOVC @DPTR, A
; Write Byte to Add + 8000H
INC DPTR
; Ready for next Byte
ADD A, R3
; Add Checksum
MOV R3, A
; Store Checksum
DJNZ B, SNxBt
; Test if line done
CALL RxByt
; MSN of Rx Checksum
SWAP A
MOV R0, A
; Store
CALL RxByt
; LSN of Rx Checksum
GRL A, R0
ADD A, R3
; Add to make zero
JZ SLBT1
; Start new line if OK

ChErr:
CLR TR1
MOV SCON, #00h
MOV DPTR, #MsgB7
CALL DispMg
CALL ReadK
CJNE A, #1CH, THlpB
JMP Mod00

THlpB:
CJNE A, #14H, IMDBO
MOV DPTR, #HelpB
CALL Help

IMDBo:
MOV Mode, #0BH
JMP DispMd
; Reset Mode
; Back to Main Menu

TDone:
CJNE A, #02H, SDone
JMP SLBT1
; Test if a '2' = Init line
; Go to wait for next ':'

10. Software Description: Mode B
Baud Rate Selection Subroutine

Fig.10.29. Select Baud Rate Operating Diagram
Fig. 10.30. Select Baud Rate and Enter 2 Keys Flow Diagrams

10. Software Description: Mode B
Assembler Listing

;*************************************************************
; Select BAUD RATE Subroutine
;*************************************************************

; Exit:Baud Rate Selected but not running
; Corrupt: Tm0, Tm1, DPTR, Acc, B, C, R3-R7
; Subs & Stack: 10 = 2 (DspMg 4 (WrDsp 2 (TOInt 2))),
; 10 = 2 (ReadK 2 (XOInt 6)),
; 12 = 2 (Help 2 (DspMg 4 (WrDsp 2 (TOInt 2))))
; 12 = 2 (Help 2 (ReadK 2 (XOInt 6)))

BaudR: MOV CurAd,#086H
DspBR: MOV DPTR,#HspB1
        CALL DspMg
        MOV DPTR,#OF640H
        CALL WPSec
        MOV DPTR,#HspB2
        CALL DspMg

PlCuS: MOV DPTR,#DispCm
       MOV A,CurAd
       CALL WrDsp
       CALL READK
       CJNE A,'l1CH,THlpC
       RET

THlpC: CJNE A,'l14H,TlfBR
       MOV DPTR,#HelpC
       CALL Help
       JMP DspBR

TlfBR: CJNE A,'l10H,TRtBR
       CJNE CurAd,#80H,TC1BR
       JMP PlCuS

TC1BR: CJNE CurAd,#8CH,SubBR
       MOV CurAd,#86H
       JMP PlCuS

SubBR: DEC CurAd
       DEC CurAd
       DEC CurAd
       JMP PlCuS

TRtBR: CJNE A,'l12H,TEnBR
       CJNE CurAd,#0C7H,T86BR
       JMP PlCuS

T86BR: CJNE CurAd,#86H,AddBR
       MOV CurAd,#0C1H
       JMP PlCuS

AddBR: INC CurAd
       INC CurAd
       INC CurAd
       JMP PlCuS

IBAUD: JMP BaudR

TEnBR: CJNE A,'l13H,PlCuS
       ANL TMOD,#0FH
       ORL TMOD,#20H
       ANL PCON,#0111111B
       ;SMOD = 0

;Place cursor at 86 (1200 bd)
;'Select Baud Rate'
;Wait 1/2 second
;'3  6 12 24 48 96'

10. Software Description: Mode B
CJNE CurAd,$80H,TBR6          ;Test 300 baud
  MOV THl,$0A0H
  RET
TBR6:
  CJNE CurAd,$83H,TBR12         ;Test 600
  MOV TH1,$0D0H
  RET
TBR12:
  CJNE CurAd,$86H,TBR24         ;Test 1200
  MOV TH1,$0E5H
  RET
TBR24:
  CJNE CurAd,$0C1H,TBR48        ;Test 2400
  MOV TH1,$0F4H
  RET
TBR48:
  CJNE CurAd,$0C4H,TBR96        ;Test 4800
  MOV TH1,$0FAH
  RET
TBR96:
  CJNE CurAd,$0C7H,IBAUD        ;Test 9600
  MOV TH1,$0FDH
  RET

;***********************************************************************
;                Enter 2 Bytes from Keyboard Subroutine.
;***********************************************************************

; Enter: Message Add in DPTR
; Exit: New 2 bytes (4 Nibbles) in HiAdd & LoAdd
; Corrupt: D PTR, Acc, B, C, Tm0, Tm1, R1-R7, EX0-1
; Subs & Stack: 11 = 3 (DspMg 4 (WrDsp2 (TOInt 2))),
; 10 = 3 (ReadK 2 (X0Int 5)),
; 13 = 3 (Help 2 (DspMg 4 (WrDsp 2 (TOInt 2)))),
; 13 = 3 (Help 2 (ReadK 2 (X0Int 6)))
Ent2B:  PUSH DPL
  MOV CurAd,$0C4H

; Display Message and Hi & LoAdd
GtMsg:  POP DPL
  ;Get Message Ref in DPTR
  ;Store for re-use
  MOV DPH,$68H
  CALL DspMg
  CALL WrDspMg
  MOV DPTR,$0C4H
  CALL WrDsp
  MOV A,$0C4H
  CALL WrDsp
  MOV A,HiAdd
  SWAP A
  CALL BnASC
  CALL WrDsp
  MOV A,HiAdd
  CALL BnASC
  CALL WrDsp
  MOV A,LoAdd
  SWAP A
  CALL BnASC
  CALL WrDsp
  MOV A,LoAdd
  CALL BnASC
  CALL WrDsp

10. Software Description: Mode B  page 177
PLCS2: MOV DPTR,#DspCm
       MOV A,CurAd
       CALL Wrdsp
       CALL ReadK
       CJNE A,#1CH,THlpS
       Dec SP
       RET
       ;Place Cursor

       THlpS: CJNE A,#14H,TEntS
       MOV DPTR,#HelpS
       CALL Help
       JMP GtMsg
       ;Test Help Key

       TEntS: CJNE A,#13H,TLftS
       Dec SP
       RET
       ;Test Enter Key

       TLftS: CJNE A,#10H,TRgtS
       CJNE CurAd,#OC4H,DcCAS
       MOV CurAd,#OC7H
       JMP PLCS2
       ;Test Left Key

       DcCAS: DEC CurAd
       JMP PLCS2
       ;Normal Return, Adds as is.

       TRgtS: CJNE A,#12H,TKeyS
       CJNE CurAd,#OC7H,InCAS
       MOV CurAd,#OC4H
       JMP PLCS2
       ;Test Right Key

       InCAS: INC CurAd
       JMP PLCS2
       ;Test Cursor is on right digit

       TKeyS: JB Acc.4,PLCS2
       ;Jmp if not a Number Key
       ;Replace Hi & LoAdd with key value
       CJNE CurAd,#OC4H,TCACS
       SWAP A
       ANL 02H,#OFH
       ORL 02H,A
       INC CurAd
       JMP Gt2Dt
       ;Test if Cursor Add = C4

       TCACS: CJNE CurAd,#OC5H,TCAC6
       ANL 02H,#OFH
       ORL 02H,A
       JMP ICAS2
       ;Key to MSN
       ;Mask out MSN of HiAdd
       ;Write Key to Hi HiAdd

       ICAS2: INC CurAd
       JMP Gt2Dt
       ;Cursor on next digit

       TCAC5: CJNE CurAd,#OC6H,TCAC6
       ANL 02H,#OFH
       ORL 02H,A
       JMP ICAS2
       ;Test if Cursor Add = C5
       ;Mask out LSN of HiAdd
       ;Write Key to Lo HiAdd

       TCAC6: CJNE CurAd,#0C6H,ICAC7
       SWAP A
       ANL 01H,#0FH
       ORL 01H,A
       JMP ICAS2
       ;Test if Cursor Add = C6
       ;Key to MSN
       ;Mask out MSK of LoAdd
       ;Write Key to Hi LoAdd

       ICAC7: ANL 01H,#0FH
       ORL 01H,A
       MOV CurAd,#0C4H
       JMP Gt2Dt
       ;Mask out LSN of LoAdd
       ;Write Key to Lo LoAdd

;************************************************************************************************

10. Software Description: Mode B  page 178
10.15. Mode C: Dump External Data to the PC through the RS232 Link

In this mode, a user specified number of bytes from a specified starting address will be converted to the INTEL Hex format and transmitted through the RS232 link at a selected baud rate. All the standard asynchronous serial data transmission baud rates from 300 to 9600 are available. The transmission format is set to the protocol of 8 data bits, No parity and 1 stop bit.

The default protocol setting for the RS232 communication of a PC is normally Even parity, 7 data bits, and a baud rate of 9600 baud. If a mouse driver was installed, it normally changes to No parity, 8 data bits, and a baud rate of 1200 baud. The protocol of the PC may be altered by using the external MODE command. (See page 55 for a description of the use of the MODE command.)

The selected data in the external memory will be placed in groups of sixteen or fewer data bytes per line in the standard INTEL Hex format. Each is completed with a "carriage return" character, 0Ch. When the end of the data block has been reached, the standard terminating line will be transmitted, followed by an "End-of-File" character, 26d or 1Ah.

To store the data on a PC disk, the standard DOS COPY command must be used before the transmission is started from the board:

C: > COPY COM1: filename.HEX

The PC will wait for the serial transmission train, store it on disk and close the file after receiving the "End of File" character. A normal Control-C on the
keyboard of the PC will end the reception prematurely and close the file. While waiting for the data from the board, some PCs will write a "timeout" 0 to the disk every one to two seconds. This will not adversely affect the reloading of the data back the board, because the board will ignore any initial characters until a colon (:) is received.

![Diagram of dump data through the RS232 Link Operating Diagram](image)

**Fig. 10.31.** Dump Data through the RS232 Link Operating Diagram

10. Software Description: Mode C
Fig. 10.32. Dump Data through the RS232 Link Flow Diagrams

10. Software Description: Mode C
Assembler Listings

********************************************************************
Dumping Memory to RS232 - Mode CO
********************************************************************

ModCO:  CALL BaudR
        MOV RO,TH1
        CJNE A,#1CH,ModC1
        JMP ModCX

ModCl:  MOV LoAdd,#00H
        MOV HiAdd,#00H
        MOV DPTR,#MsgC1
        CALL Ent2B
        CJNE A,#1CH,ModC2
        JMP ModCX

ModC2:  Push 01H
        Push 02H
        MOV LoAdd,#00H
        MOV HiAdd,#00H
        MOV DPTR,#MsgC2
        CALL Ent2B
        CJNE A,#1CH,ModC3
        Dec SP
        Dec SP
        JMP ModCX

ModC3:  MOV DPTR,#MsgC3
        CALL DspHg
        Pop DPH
        Pop DPL
        MOV SCON,#01000000B
        MOV TH1,RO
        ANL TMOD,#0PH
        ORL TMOD,#0PH
        SETB TR1

MClst:  MOV A,HiAdd
        JNZ Sub16
        CJNE R1,#10H,T2Sml

T2Sml:  JNC Sub16
        MOV B,R1
        MOV R1,#00H
        JMP MCBtl

Sub16:  MOV A,R1
        CLR C
        SUBB A,#10H
        MOV R1,A
        MOV A,R2
        SUBB A,#00H
        MOV R2,A
        MOV B,#10H

        ; Transmit ":" and Number of data bytes in line

MCBl:  MOV A,#"":"
        CALL TxBt2

; Software Description: Mode C
MCBt2:

; No of line bytes to checksum
MOV R3,B
MOV A,B
SWAP A
CALL TxByt
MOV A,B
CALL TxByt

; Transmit Address
MOV A,DPH
ADD A,R3
MOV R3,A
MOV A,DPH
SWAP A
CALL TxByt
MOV A,DPH
CALL TxByt

MOV A,DPL
ADD A,R3
MOV R3,A
MOV A,DPL
SWAP A
CALL TxByt
MOV A,DPH
CALL TxByt

; Transmit Control byte = 00H
MOV A,#'0'
CALL TxByt2
MOV A,#'0'
CALL TxByt2

; Transmit Data Bytes
MCNxB:

; Next data byte in Acc
ADD A,R3
MOV R3,A
MOVX A,@DPTR
ADD A,R3
CALL TxByt
MOVX A,@DPTR
CALL TxByt
INC DPTR
DJNZ B,MCNxB

; Transmit Checksum
CLR A
CLR C
SUBB A,R3
MOV R3,A
SWAP A
CALL TxByt
MOV A,R3
CALL TxByt
MOV A,#0DH
CALL TxByt2

MOV A,HiAdd
ORL A,LoAdd
JZ MCEnd
JMP MC1st

MCNxB:

; Token '0' for normal lines
CALL TxByt2
MOV A,#'0'
CALL TxByt2

; Valid Data = 2nd '0'

; Transmit Data Bytes
MCNxB:

; Next data byte in Acc
ADD A,R3
MOV R3,A
MOVX A,@DPTR
ADD A,R3
CALL TxByt
MOVX A,@DPTR
CALL TxByt
INC DPTR
DJNZ B,MCNxB

; Transmit Checksum
CLR A
CLR C
SUBB A,R3
MOV R3,A
SWAP A
CALL TxByt
MOV A,R3
CALL TxByt
MOV A,#0DH
CALL TxByt2

MOV A,HiAdd
ORL A,LoAdd
JZ MCEnd
JMP MC1st

; Test if last byte of line
; Transmit Checksum
CLR A
CLR C
SUBB A,R3
MOV R3,A
SWAP A
CALL TxByt
MOV A,R3
CALL TxByt
MOV A,#0DH
CALL TxByt2

MOV A,HiAdd
ORL A,LoAdd
JZ MCEnd
JMP MC1st

; Test if there is more data
; Another line

; Transmit without BnAsc convert

10. Software Description: Mode C

page 183
; Transmit 'End of Transmission' line

MCEnd:    MOV A,'z'
          CALL TxBt2 ;Start of Last line

CEnd1:    MOV B,#07H ;Counter = 7 for 7 x '0'
          CALL TxBt2
          DJNZ B,CEnd2 ; 2 for Byte Counter

CEnd2:    MOV A,'0'
          CALL TxBt2 ; + 4 for Address

      ; + 1 for first control char

      MOV A,'1'
          CALL TxBt2

      MOV A,'F'
          CALL TxBt2

      MOV A,'F'
          CALL TxBt2

      MOV A,#1AH
          CALL TxBt2

      MOV DPTR,#MsgC4
          CLR TRl
          CALL DspMg
          CALL WISec
          MOV Mode,#0COH
          JMP DspMd

      MOV DPTR,#MsgC5
          JMP CEnd3

; Sum = 2 ('End of Transmission' code)
; Checksum always FFH
; End of File Character

CEnd3:    CLR TRl
          CALL DspMg
          CALL WISec

ModCX:    MOV Mode,#0COH
          JMP DspMd

Abort:    MOV DPTR,#MsgC5
          JMP CEnd3

;**********************************************************************
; Transmit Nibble or Byte Subroutine
;**********************************************************************

; Enter: Nibble (00 to OF) or Byte in Acc
; Conditions: Baud running
; Corrupt: DPTR, Acc, C, EX0=0
; Subs & Stack: 4 = 2 (BnASC 2), 4 = 2 (SXlnt 2),
; 8 = 2 (XOInt 6)

TxByt:    CALL BnASC ;Convert Nibble to Ascii
          MOV SBUF,A
          CLR IEO
          SETB EX0
          SETB ES
          ORL PCON,#101H
          CLR ES
          CLR EX0
          JBC TI,TXit

      ;Possible previous interrupt
      ;Possible Key interrupt
      ;Wait to finish in Idle

       CLR RX0
       JBC TX0,TXit

       ;Exit if SInt
       ;Empty stack of return add
       ;Exit to Abort

TXit:     RET

;***********************************************************************

10. Software Description: Mode C  page 184
10.16. Mode D: External Data Block Move

This mode is useful for moving blocks of data to other locations for temporary storage to make space for other data. For such a block move, the user must enter the lowest address for the source block, the lowest address of the destination block, and the number of bytes that must be moved. The data can be moved upwards or downwards, and the two blocks may even be overlapping, as long as both blocks fall within the boundary of the 64K byte external memory map of the controller.

For non-overlapping source and destination blocks, the move action will not create any problems. The first byte of the source is simply copied to the first byte of the destination block. The destination block will be a perfect copy of the source block. If the blocks are overlapping, however, the problem may exit that source bytes are overwritten as destination bytes, before they are moved. This is illustrated in the example below:

Fig. 10.33. An Overlapping Block Move
When the lowest byte of the source block is written to the lowest byte of the destination block, it overwrites and destroys the data at the top of the source block. The solution is to start the movement of the data bytes from the highest byte of the source block to the highest byte of the destination block. When the overwriting occurs, the data has already been moved.

The Operating System will test the values of the source and destination addresses, as well as the number of bytes. If overlapping occurs, it will decide whether to start from the top or from the bottom. Address rollovers from FFFFh to 0000h are not allowed. The program will test if both blocks fall within the 64K bytes memory map. If not, an error message "Too many Bytes" will be displayed on the screen. The Operating Diagram, the Flow Diagrams, and the Assembler listings for the Block Move Mode D are included on the next few pages:

Fig.10.34. External Data Block Move Operating Diagram
When the lowest byte of the source block is written to the lowest byte of the destination block, it overwrites and destroys the data at the top of the source block. The solution is to start the movement of the data bytes from the highest byte of the source block to the highest byte of the destination block. When the overwriting occurs, the data has already been moved.

The Operating System will test the values of the source and destination addresses, as well as the number of bytes. If overlapping occurs, it will decide whether to start from the top or from the bottom. Address rollovers from FFFFe to 0000h are not allowed. The program will test if both blocks fall within the 64K bytes memory map. If not, an error message "Too many Bytes" will be displayed on the screen. The Operating Diagram, the Flow Diagrams, and the Assembler listings for the Block Move Mode D are included on the next few pages:

![Operating Diagram](image)

**Fig.10.34. External Data Block Move Operating Diagram**

10. **Software Description: Mode D**
Fig. 10.35. External Data Block Move Flow Diagram
**Assembler Listings**

;**********************************************************
; XData Block Move - Mode DO
;**********************************************************

ModD0:  MOV LoAdd,#00H
        MOV HiAdd,#00H
        MOV DPTR,#00H
        CALL Ent2B
        CJNE A,#1CH,ModD1
        Jmp ModDX

ModD1:  Push 01H
        Push 02H
        MOV DPTR,#MsgD2
        MOV LoAdd,#00H
        MOV HiAdd,#00H
        CALL Ent2B
        CJNE A,#1CH,ModD2
        MOV SP,#07H
        Jmp ModDX

ModD2:  PUSHAH
        MOV R0,#01H
        MOV LoAdd,#00H
        MOV HiAdd,#00H
        MOV DPTR,#MsgC2
        CALL Ent2B
        CJNE A,#1CH,ModD3
        Jmp ModDX

ModD3:  POPA
        POP DPH
        POP DPL
        DEC OIH
        CJNE RI,#0FFH,TDR1S
        DEC 02H
        MOV A,DPL
        ADD A,RI
        MOV A,DPH
        ADDC A,R2
        JC Ovr64
        MOV A,RO
        ADD A,RI
        MOV A,RJ
        ADDC A,R2
        JNC TDBTS

Ovr64:  POP DPL
        POP DPH
        POP 03H
        MOV DPTR,#MsgDS
        CALL DspMg
        CALL WISec
        JMP NumBy

TDR1S:  MOV A,DPL
        ADD A,R1
        MOV A,DPH
        ADDC A,R2
        JC Ovr64
        MOV A,RO
        ADD A,R1
        MOV A,R3
        ADDC A,R2
        JNC TDBTS

0ver64:  POP DPH
        POP 03H
        MOV DPTR,#MsgD5
        CALL DspMg
        CALL WISec
        JMP NumBy

10. Software Description: Mode D
TDBTS:  MOV A,DPH  
        CJNE A,03H,TsCar  
        MOV A,DPL  
        CJNE A,00H,TsCar  

MvDon:  MOV DPTR,#MsgD4  
        CALL DspMg  
        CALL W1Sec  

ModDX:  MOV Mode,#ODDH  
        JMP DspM2  

TsCar:  PUSH PSW  
        PUSH DPL  
        PUSH DPH  
        MOV DPTR,#MsgD3  
        CALL DspMg  

CALL DspMg  
        POP DPH  
        POP DPL  
        POP PSW  

; Test for Block Overlap for Downwards transfers  
JNC MovUP  
        MOV A,DPH  
        ADD A,R2  
        CJNE A,03H,TsCr2  
        MOV A,DPL  
        ADD A,R1  
        CJNE A,00H,TsCr2  
        JC MovUP  
        MOV A,DPL  
        ADD A,R1  
        MOV DPL,A  
        MOV A,DPH  
        ADDC A,R2  
        MOV DPH,A  

MOVA,RO  
        ADD A,R1  
        MOV RO,A  
        MOV A,R3  
        ADDC A,R2  
        MOV R3,A  
        JMP TDR13  

; Move Block by Decrementing Addresses  
NxDn:   DEC 01H  
        CJNE R1,#OFFH,TDR13  
        DEC 02H  

TDR13:  MOVX A,@DPTR  
        PUSH Acc  
        DEC DPL  
        MOV A,DPL  
        CJNE A,#OFFH,TDR11  
        DEC DPH  

TDR11:  POP Acc  
        PUSH DPL  
        PUSH DPH  
        MOV DPL,R0  
        MOV DPH,R3  

; If SAH > DAH then C=0  
; to move upwards.  
; Else downwards,  
; or end if equal  

; 'Block Move Done!'  

; Reset Mode  
; To Main Menu  

; Save Carry C=0 Up, C=1 Down  

; 'Moving Mem Block'  

; R0 R1 R2 R3 DPH DPL  
; DL CL CH DH SH SL  

; Test for overlap DA>SA  
; Add Hi Count  
; Set C if DH > SH+CH  
; Source Lo  
; Add Lo Count  
; Set C if DL > SL+CL  

; Goto Move by Increment  

; Move by Decrement  
; Source = Source + Count  

; Destination  
; Destina = Destina + Count  

; Skip first decrement  

10. Software Description: Mode D
MO VX @DPTR, A ; Write to Destination Add
DEC R0 ; Decrement Destination Add
CJNE R0, #OFFH, TDR12
DEC R3
TDR12:
POP DPH ; Restore Source Add in DPTR
POP DPL
MOV A, R2
ORL A, R1
JNZ NxDn
JMP MvDon
MvUp: CALL BlkMv
JMP MvDon ; Go to Done

; ************************************************************
; Move Block by Incrementing Addresses Subroutine
; ************************************************************

; Enter: DPTR = Source Address
; R3, R0 = Destination Add
; R2, R1 = Number of Bytes - 1
; Conditions: Blocks Non-Overlapping & Sufficient
; Address space available
; Corrupt: DPTR, R0 to R3, Acc, C, 4 Stack Bytes

NxDn: DEC R1 ; Decrement Counter
CJNE R1, #OFFH, BlkMv
DEC R2
BlkMv: MOVX A, @DPTR ; Read Source Add
INC DPTR
PUSH DPL ; Store Source
PUSH DPH
MOV DPL, R0 ; Destination Add
MOV DPH, R3
MOVX @DPTR, A ; Write to Destination
INC DPTR
MOV R0, DPL ; Restore Destination
MOV R3, DPH ; Restore Source
POP DPH
POP DPL
MOV A, R2
ORL A, R1
JNZ NxUp ; Test if count = 0
RET

;*******************************************************************************

10. Software Description: Mode D
10.17. Modes E and F: Protect/Unprotect Memory and Save and Off Modes

The Protect/Unprotect option will test if it is possible to write successfully to the last byte in the Operating System memory area. It will write a '55' to the byte and confirm that a '55' is read. Then it will write 'AA' to the byte and test again. If either of the tests fails, the block is protected and the message "Enter to Unprot" will be displayed. If the write tests were successful, it will display "Enter to Protect". Pressing the 'Enter' key will toggle the Write Protect bit in the LCA Control Register, and repeat the test. An 'Esc' key will return the control to the main menu. The external data memory areas that will be protected against accidental overwriting, are:

The Operating System: D000h to EFFFh (5000h to 6FFFh Code)

The LCA Configuration: F800h to FFFFh (Not available as Code)

The "Save and Off" Mode will bulk store the current internal data of the microcontroller in the Code Memory IC before the power is switched off. The data bulk storage is normally used to store the place and current system variables of a specific point in a user program. Thus one can reload the data and continue from the same point and with exactly the same data and system variables.

Bulk storing at any other point, or the "Store and Off Mode" will overwrite the previous stored values. If one wants to conserve the previous values before switching the system off, the "Restore System Variables and Data" of Mode 4 can be called directly from within the Mode F menu, by simply pressing key '4'. After the bulk storage data has been restored to the micro-controller and the
system variables, a normal "OFF" can follow. It will place the original stored values back into the bulk storage.

To continue from the "stored point" in the user program after a reset or power up, Mode 4 can be used to reload the bulk storage back into the micro-controller. The user can then continue running the program in any of the Running Modes. The Operating Diagrams, the Flow Diagrams, and the Assembler Listings of Modes E and F are included on the next few pages:

![Diagram 10.36 Protect/Unprotect Memory Operating Diagram]

**Fig. 10.36. Protect/Unprotect Memory Operating Diagram**

![Diagram 10.37 Save and OFF Operating Diagram]

**Fig. 10.37. Save and OFF Operating Diagram**

10. Software Description: Modes E and F
Fig.10.38. Protect/Unprotect Memory and OFF Flow Diagrams

10. Software Description: Modes E and F
Assembler Listings

;*********************************************************
;Protect/Unprotect Memory - Mode EO
;*********************************************************

ModEO:
 MOV DPTR,#0EFFFH ;Select Test Byte
 MOV A,#55H
 MOVX @DPTR,A ;Write '55H'
 MOVX @DPTR,A
 CJNE A,#55H,SetEl ;Jmp if not the same
 MOV A,#0AAH
 MOVX @DPTR,A ;Write 'AAH'
 MOVX @DPTR,A
 CJNE A,#0AAH,SetEl ;Jmp if not the same
 MOV Mode,#0E2H ;Is Unprotected (0010)
 MOV DPTR,#MsgEl
 MOV #OE2H ;Enter to Protect'
 CALL DspMg
 CALL ReadK
 CJNE A,#1CH,THlpE ;Test if Esc Key
 JMP Mod00

THlpE:
 CJNE A,#14H,TEntE ;Test if Help Key
 MOV DPTR,#HelpE
 CALL Help
 JMP ModEO

TEntE:
 CJNE A,#13H,ModEO ;C=0 to Protect
 MOV A,Mode
 MOV C,Acc.0
 CALL WProt
 JMP ModEO

SetEl:
 MOV Mode,#0EH ;Is Protected (0001)
 MOV DPTR,#MsgE2
 JMP InKyE

;*********************************************************
;Write Protect/Unprotect OPSYS in Xdata Segment Sub
;*********************************************************

; Enter: C = 0 for protect, C = 1 for Unprotect
; Corrupt: DPTR, Acc, C, 2 Stack bytes

WProt:
 MOV DPTR,#CntRg ;Previous Control Setting
 MOVX A,@DPTR
 MOV Acc.1,C
 MOVX @DPTR,A ;Store in Memory
 RET

;*********************************************************
;Save and Off - Mode FO
;*********************************************************

ModFO:
 MOV DPTR,#MsgF1 ;'Confirm Save+OFF'
 CALL DspMg
 CALL ReadK
 CJNE A,#1CH,THlpF ;Test if Esc Key
 JMP Mod00

10. Software Description: Modes E and F
THlpF: CJNE A,#14H,TEntF
       MOV DPTR,#HelpF
       CALL Help
       JMP ModF0

TEntF: CJNE A,#13H,TOFF
       ;Test if Enter Key

ModF1: CALL Save
       MOV DPTR,#CntRg
       MOVX A,@DPTR
       SETB Acc.2
       MOVX @DPTR,A
       ORL PCON,#02H
       ;Auto-Off bit D2=1
       ;Switch OFF
       ;Stop operating

TOFF: CJNE A,#1EH,TKeyF
       JMP ModF1

TKeyF: CJNE A,#0FH,TFKy4
       JMP ModF1

TFKy4: CJNE A,#04H,ModF0
       JMP Mod40

;Retrieve Data & SFR

;***************************************************************************************

10. Software Description: Modes E and F
10.18. The Help Subroutine

Many of the Help File lines are repeated in various other help files as well. To conserve space, each Help File was made up by a sequence line. It starts with the number of lines in the file, followed by the reference numbers of each Help line. In this fashion, only one Help File subroutine was required, with a set of lookup tables. The Operating Diagram is shown below, and the Flow Diagram and Assembler listing are included on the next pages:

Fig.10.39. Help Subroutine Operating Diagram
Enter with Help File Reference (HelpFR) in DPTR.

**Help:**

- **Acc = 0**
- Get No. of Lines: Acc = 16 + DPTR
- NofLn = Acc
- RGRS = HelpFR
- Counter = 1

**NnLnH:**

- DPTR = RGRS
- Acc = Counter
- Get Nxt Offset
- B = Offset
- Acc = 16
- Mul AB
- DPTR = HelpLR
- (Help Line Ref.)

Call DispMsg

**NnKyH:**

Read Key

**NnEnt:**

- Key = 1
- Enter
- Inc Counter
- Cnt = NofLn
- Last Line
- NofLn = 0
- NnLnH

**THDn:**

- Key = 11
- THlp
- IEnt Down
- Key = 14
- THUp
- IEnt Same as Down
- Key = 15
- THEsc
- Dec Counter
- NnLnH
- First Line
- Cnt = NofLn
- NnLnH

**THEsc:**

- NnKyH
- Key = 1C
- Esc
- RET

**Fig. 10.40. Help Subroutine Flow Diagram**

10. Software Description: Help Subroutine
Assembler Listing

;**********************************************************
; Help Subroutine
;**********************************************************

Enter: Help Reference in DPTR
Corrupt: DPTR, Acc, B, C, R4-R7, EX0=1
Subs & Stack: 10 = 2 (DspMg 4 (WrDsp 2 (TOINT 2))),
10 = 2 (ReadK 2 (XOINT 6))

Help:
CLR A
MOVC A,@A+DPTR
MOV R4, A
INC DPTR
MOV R5, DPL
MOV R6, DPH
MOV R7, #00H
MOV DPL, RS
MOV DPH, R6
MOV A, R7
MOVC A, @A+DPTR
DEC A
MOV B, A
MOV A, /16
MOVC A, @A+DPTR
ADD A, DPL
MOV DPL, A
MOV A, B
ADDC A, DPH
MOV DPTR, #HlpLR
CALL DspMg
CALL ReadK
CJNE A, #13H, THDn
INC R7
MOV A, R7
CJNE A, #04H, NxLnH
MOV R7, #00H
JMP NxLnH
THDn:
CJNE A, #11H, THlp
JMP IHEnt
THlp:
CJNE A, #14H, THUp
JMP IHEnt
THUp:
CJNE A, #15H, THEsc
DEC R7
CJNE R7, #0FFH, NxLnH
MOV 07H, R4
DEC R7
JMP NxLnH
THEsc:
CJNE A, #1CH, NxKyH
RET

;**********************************************************
;**********************************************************
; Help file Sequences
;**********************************************************

Help0:  DB 18,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,98
Help1:  DB 19,1,18,19,20,21,22,23,24
Help2:  DB 5,25,26,27,28,29,30,31,17,32,98
Help3:  DB 16,1,33,34,35,36,37,38,39,5,40,41,26,25,17,32,98
Help4:  DB 6,1,42,43,44,45,98
Help5:  DB 6,1,46,47,48,49,98
Help6:  DB 11,1,50,51,52,53,5,26,25,17,32,98
Help7:  DB 12,1,57,58,59,60,5,25,26,61,56,32,98
Help8:  DB 6,1,62,63,56,32,98
Help9:  DB 6,1,64,65,66,67,98
HelpA:  DB 6,1,68,69,70,67,98
HelpB:  DB 7,1,71,72,73,74,75,32,98
HelpC:  DB 11,1,76,77,78,79,80,5,26,81,32,98
HelpD:  DB 7,1,82,83,5,75,32,98
HelpE:  DB 11,1,89,90,91,92,93,5,94,95,32,98
HelpF:  DB 9,1,96,97,5,26,75,32,98

;**********************************************************
; Help File Messages
;**********************************************************

HelpLR: DB 6, '="Next(Esc=Exit)"' ; 1
DB 'Main Menu Help:' ; 2
DB 'Step to Option & Press Enter key.' ; 4
DB 'Key functions:-' ; 5
DB 6, '="Next Option"' ; 6
DB 7, '="Previous Option"' ; 7
DB 'Ent=Select Option' ; 8
DB 'Esc=Top of Menu' ; 9
DB 'CODE=Edit Code' ; 10
DB 'DATA=Edit Data' ; 11
DB 'SFR=Edit SFRegs.' ; 12
DB 'XDAT=Edit Xdata' ; 13
DB 'STO=Store Data&Var' ; 14
DB 'OFF=Store + OFF' ; 15
DB 'O-F=Quick Select' ; 16
DB 'EXE=Run/Continue' ; 17
DB 'Key in AddisonData.' ; 18
DB 'C:0000-7FFF is' ; 19
DB 'also X:8000-FFFF' ; 20
DB 'C:5000 - 7FFF is' ; 21
DB 'write protected.' ; 22
DB 'Unprotect using' ; 23
DB 'menu option E' ; 24
DB 'O-F=ReplaceDigit' ; 25
DB '^/\=Move Cursor' ; 26
DB 6, '="/\=Inc/Dec Add."' ; 27
DB 'ENT=Display Data' ; 28
DB 'HxBn=Dsp Hex/Bin' ; 29
DB 'CODE/DATA/SFR...' ; 30
DB '.../XDAT=Reselect' ; 31
DB 'Esc=To Main Menu' ; 32
DB 'Only significant' ; 33
DB 'in SS, BP or Exe' ; 34
DB 'running modes.' ; 35
DB 'Display user Pgm' ; 36
DB 'pre-interrupt' ; 37
DB 'SFRs & ID:00-17H' ; 38
DB 'to Inspect&Edit.' ; 39

10. Software Description: Help Subroutine
10. Software Description: Help Subroutine

;******************************************************************************

DB 6,'/Ent=Next Reg. ' ; 40
DB 7,'=Previous Reg. ' ; 41
DB 'Ent=Save current' ; 42
DB 'IData & System..' ; 43
DB 'variables in mem' ; 44
DB 'Esc=No Saving...' ; 45
DB 'Restore previous' ; 46
DB 'saved IData&Vars' ; 47
DB 'Ent=Restore...' ; 48
DB 'Esc=No Restore...' ; 49
DB 'Key in Start Add' ; 50
DB 'Set SW 1&2 ON to' ; 51
DB 'exe program. Use' ; 52
DB 'Esc to interrupt' ; 53
DB 'execute a single' ; 54
DB 'prog step & exit' ; 55
DB 'Exe/Ent=Continue' ; 56
DB 'Key in BrPt Add' ; 57
DB 'A BP is a 2 Byte' ; 58
DB 'HI&LO Code Add.' ; 59
DB 'End table =00 00' ; 60
DB 6,'/',7,'=Inc/Dec BPNo' ; 61
DB 'Will exe program' ; 62
DB 'till PC=Any BrPt' ; 63
DB 'Clears internal ' ; 64
DB 'Data memory only' ; 65
DB 'ENT=Clear Da&SPR' ; 66
DB 'ESC=No clearing.' ; 67
DB 'Clear User Code' ; 68
DB 'C:0000 to C:4FFF' ; 69
DB 'ENT=Clear Code' ; 70
DB 'Check Con.cable.' ; 71
DB 'Match Baud Rate.' ; 72
DB 'Check data is in' ; 73
DB 'INTEL HEX format' ; 74
DB 'ENT=Continue ' ; 75
DB 'Move cursor to ' ; 76
DB 'select Baud Rate' ; 77
DB 3=300 5=600 7=1200 24=2400 79
DB 48=4800 96=9600 80
DB 'ENT=Select BaudR' ; 81
DB 'Clears entire...' ; 82
DB 'BreakPoint Table' ; 83
DB 'Toggles between' ; 84
DB 'write protect or' ; 85
DB 'write unprotect' ; 86
DB 'ENT=Toggle P/UnP' ; 87
DB 'ESC=Leave as is.' ; 88
DB 'Save current ' ; 89
DB 'IData&Vars & OFF' ; 90
DB 'For no save, re-' ; 91
DB 'store IData&Vars' ; 92
DB 'Then SAVE + OFF.' ; 93
DB 'ENT/OFF=Save+OFF' ; 94
DB '4=Restore IData ' ; 95
DB 'Key in Digits as' ; 96
DB 'required & Ent.' ; 97
DB 'End of Help..... ' ; 98

;******************************************************************************
10.19. The Interrupt 0 Subroutine

All the hardware interrupts used by the Operating System, and the Single Step and Breakpoint software interrupts, make use of the External Interrupt 0. Free access must be allowed for a user to all his interrupt subroutines. Careful manipulation of the current byte values was therefore required to not corrupt any of the user bytes or registers, when this interrupt subroutine is called. Two spare bits in the LCA Control Register, together with the Interrupt 0 flip-flops in the LCA, help the software to identify the source from where the interrupt request occurred. The bit allocation for the Control Register is as follows:

Control Register Bit Functions (Address X: F200H)

<table>
<thead>
<tr>
<th>Bit</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0</td>
<td>OPS bit: 0 = Swap interrupt vectors</td>
</tr>
<tr>
<td>D1</td>
<td>WP bit: 0 = Operating System is write protected</td>
</tr>
<tr>
<td>D2</td>
<td>OFF bit: 1 = System power OFF</td>
</tr>
<tr>
<td>D3-D5</td>
<td>(not used)</td>
</tr>
<tr>
<td>D6</td>
<td>KB bit: 1 = Busy with the Keyboard Read subroutine</td>
</tr>
<tr>
<td>D7</td>
<td>RUN bit: 1 = In a Running Mode, 0 = in Edit Mode</td>
</tr>
</tbody>
</table>

The Interrupt subroutine had to cater for all external interrupt sources while in the Operating System: This includes the 'Escape' latch interrupt when the 'Escape' key was pressed during the execution of a user program; the Running Mode Selection switches switched from the Execution mode to one of the other Running Modes; and also the software interrupt when running the user program in one of the monitor modes.
The routine must also test if there were any other user interrupt requests and whether they were enabled. Their interrupt addresses will then be pushed into the stack as the return address. In this way the routine will simulate a user interrupt call that is normally done by the micro-controller internal hardware.

**Interrupt Vector Swapping**

When an interrupt is requested, the micro-controller will automatically call the appropriate interrupt vector or address in the code memory. A different set of interrupt subroutines had to be used for the Operating System that would not interfere with the user interrupt routines. A programmable bit in the LCA, the OPS bit, will cause the swapping of the code memory addresses between 0000H and 002FH with addresses 5000H to 502FH through hardware decoding. It will simply invert the logic levels of addresses A12 and A14.

The default or reset value of the OPS bit is '0', so when the micro-controller calls address 0000H, the memory decoding will actually return the address 5000H. A "Long Jump" will place the control into the Operating System. All the interrupts used by the Operating System will generate the normal interrupt addresses between 0003H and 0023H, but the code memory decoding will also return the contents of the addresses between 5003H and 5023H, instead.

Before control is handed over to the user program in one the Running Modes, the OPS bit is set to *not* swap the starting and interrupt vector addresses. The user program can then be executed from address 0000H and all the interrupt vectors are available at their normal addresses.

10. Software Description: Interrupt 0 Subroutine
When the 'Esc' key is pressed, or one of the switches switched to either the
Single Step or Break Point running modes during the execution of a user
program, a latch in the LCA, the "Escape Latch", will swap the addresses 0000H
to 0007H with 5000H to 5007H. It will also generate an External Interrupt 0.
The Operating System's Interrupt 0 subroutine will therefore be executed, in
place of the normal user interrupt. A "Long Jump" will take the control out of
the swapped interrupt memory area into the Operating System area.

The Escape Latch is cleared by reading any data from the keyboard buffer at
external address F300H. At that stage, control will already be out of the
swapped interrupt vector area. The pre-interrupt register values will be stored,
the 'OPS' bit cleared and the control will go to Mode 2 of the Operating System.
When the 'Exe' key is pressed, the pre-interrupt register values will be reloaded
back into the micro-controller, the 'OPS' bit will be set. A normal stack "Return
from Interrupt" will jump back to execute the next instruction of the user
program.

Single Step and Break Point Running Mode Operations
The Single Step and Break Point operation relies on the fact that an interrupt will
not occur directly after a "Return from Interrupt" instruction, or after any other
instruction that accesses any of the interrupt control registers. The interrupt will
only occur after the next instruction has been executed. The External Interrupt
must be set to high priority and edge triggering.
To execute only a single user instruction and return to the Operating System immediately, the user program return address must be pushed into the top of the stack. The Interrupt 0 request flag is set by software and the interrupt is enabled. A "Return from Interrupt" instruction will then return control to the user program. Both these last two instructions will ignore the enabled interrupt triggered by the software setting of the interrupt request flag.

One complete instruction will be executed before the interrupt request will take effect. Control is then handed back to the Operating System in the Single Step Mode, or the return address is compared with the addresses in the break point table. If a match is found, control goes to the Operating System. If not, the register contents of the micro-controller are restored, an interrupt triggered, and the next user instruction executed.

None of the SFRs or the internal data of the micro-controller will be corrupted by a Single Step, Break Point or an Escape break, except for nine stack bytes above the point that the stack was at that stage of the user program. If any of the timers were running, they will be stopped temporarily, and restored again when control goes back to the user program. Only a few counts will be lost.

Simulation of Other User Interrupt Requests

In the Single Step or Break Point running mode, Interrupt 0 at highest priority, is the only true interrupt that is executed. To enable other interrupt requests in the user program as well, their interrupt flags are polled by the Interrupt 0 subroutine of the Operating System. If set and enabled, the user interrupt return
address will be pushed into the top of the stack and its associated interrupt flag cleared. When control returns to the user program, the user interrupt subroutine will be executed.

Under these conditions, the user interrupts are executed as normal program instructions, and no normal- or higher priority blanking occurs. Another interrupt request may now interrupt the program while it is still busy with a current interrupt subroutine. This deviation from normal operation is a small price to pay to enable single stepping through the user interrupt subroutines as well. In the Execute Mode, however, the normal- and higher priority blanking is maintained.

In the Single Step and Break Point modes, the OPS bit stays cleared to swap the interrupt vectors. The user interrupt simulation is done by placing the user interrupt vector address plus 5000H in the stack. When the program returns, the swapped memory areas will return the user code, now decoded between 5000H and 502FH. The OPS bit is still cleared.

This partial swapping may create a problem if a user interrupt subroutine steps over the 002FH and 0030H boundary, or when a relative or absolute jump is used. The calculated program counter value will return the wrong code. If a "Long Jump" is used instead to jump out of the interrupt vector area, the complete and correct address is specified in the code and the instruction at the correct address will be executed.

10. Software Description: Interrupt 0 Subroutine
Programs compiled by a C-compiler usually make use of a jump instruction at all the interrupt addresses and place the actual subroutine somewhere higher in the code. When writing a program in assembler, and an interrupt subroutine is longer than the allowed eight bytes, the user should also adopt this method.

A User External Interrupt 0 Pin, IRQ

Provision has been made for a user hardware Interrupt 0 input on the 'IRQ' pin of the edge connector, in place of the normal P3.2 pin. A high-to-low transition on the IRQ pin, will set a latch in the LCA. It will pull pin P3.2 low and generate a normal interrupt. There are three latches in the LCA that can pull pin P3.2 low: One is activated by the pressing of any key, and reset when a keyboard read instruction is executed. The second latch is activated by the IRQ pin, and reset when a write instruction is executed to the LCA Control register. This write instruction must follow a read instruction from the same address, to rewrite the same previous data and not upset the 'OFF', 'Write Protect' and 'OPS' bits. The third latch is the "Esc key or the SS or BP switch" latch that will also be reset when reading from the Keyboard Register.

To test if the interrupt was generated by either the keyboard or from the user hardware Interrupt 0, or from both, the state of pin P3.2 can be monitored while resetting the Key Latch: If the pin P3.2 does not go high, the interrupt was from the IRQ pin. To test if a simultaneous interrupt also occurred from the keyboard, the DAV bit (Data bit 5) from the keyboard will stay set while a key is being pressed. When implemented, these tests must all be included in the user interrupt subroutine, or directly after it was executed.
The Interrupt 0 Subroutine Operation

The jump vector for the Interrupt 0 subroutine is located at address 5003h, but it will be decoded as address 0003h when either the 'OPS' bit in the Control Register, or the 'Escape Latch' are set. The program will jump immediately to a location outside the swapped memory area to the rest of the subroutine located in the Operating System code.

Immediately after entering the subroutine, the TCON register will be stored in the stack and the timers disabled to try to maintain and conserve a possible timing process in the user program. The TCON register value will be restored just before the user program continues so that the timers can continue if they were enabled originally. Only a few counts will be lost.

Afterwards, the registers used by the subroutine will also be stored in the stack to conserve the current user values. If the system was busy executing a user program in one of the Running Modes, the RUN bit in the Control Register would have been set. This is used to select if this interrupt was a software interrupt or an interrupt from the keyboard while in the Operating System. If it were from the keyboard, the registers will be restored and the control handed back to the keyboard routine with a normal "Return From Interrupt" instruction.

While in one of the Running Modes, i.e. RUN was set, the interrupt may be from one of the following sources: It can be a user keyboard routine; an external user interrupt on the 'IRQ' pin; a break created by a software interrupt; or an 'Esc' key break. A user keyboard interrupt must have the KB bit in the Control.
Register set to restore the registers and return the control to the user keyboard program. If a user program is run in the Execute Mode, the vector memory swapping will not occur for a user keyboard or external interrupt. The user must therefore supply his own interrupt subroutine at the normal vector address of 0003h.

The Interrupt 0 subroutine will make various test to test the origin of the interrupt, as well as the state of the Running Mode Select switches, and act accordingly. If a user interrupt was requested on Interrupt 0 or any of the other enabled sources, the user interrupt vector address will be pushed into the stack. This will simulate a normal hardware controlled interrupt subroutine. When the system is set to the Break Point mode, the user program counter value in the stack will be compared with the Break Point Table values. If a match was not found, it will restore the registers and return to execute one more user instruction. Should a Break Point match be found, or in all cases when the Single Step mode was selected, or when the 'Esc' key was pressed, the microcontroller's SFR and internal data that will be corrupted by the Operating System, will be stored in the Pre-Interrupt registers. Even the current displayed characters and the cursor address of the display unit will be stored before control is handed over to the "Edit Pre-Interrupt Register" mode

The Interrupt 0 Subroutine Operating Diagram, the Flow Diagram, and the Assembler Listings are included on the next pages:

10. Software Description: Interrupt 0 Subroutine
Fig. 10.41. Interrupt 0 Subroutine Operating Diagram

10. Software Description: Interrupt 0 Subroutine
Fig.10.42. Interrupt 0 Subroutine Flow Diagram (page 1 of 2)

10. Software Description: Interrupt 0 Subroutine
Fig.10.43. Interrupt 0 Subroutine Flow Diagram (page 2 of 2)
Assembler Listing

;**********************************************************
; Operating System Reset and Interrupt Vectors
;**********************************************************

ORG 5000H
JMP START

ORG 5003H
XINT0: JMP TINT0
DB 255,255,255,255,255

ORG 500BH
TOINT: RETI
DB 255,255,255,255,255,255

ORG 5013H
XINT1: RETI
DB 255,255,255,255,255,255

ORG 501BH
TIINT: CLR C
RETI
DB 255,255,255,255,255

ORG 5023H
SXINT: RETI
DB 255,255,255,255,255,255,255
DB 255,255,255,255,255

;**********************************************************
; Interrupt 0 Subroutine from 5003H
;**********************************************************

; Enter from Software SS, BP or Esc Key Interrupts
; only if OPS=0, or if (OPS=1) AND (ESC key pressed OR
; switches switched to SS or BP).
; Corrupt in :
; * EDIT Mode: 6 stack bytes
; * Running Mode (SS&BP&Esc): TCON.1, 9 stack bytes
; (  +2 IntSub)
; * User ReadK sub: B.1, C, FO, 6 stack bytes

TINT0: PUSH TCON
ANL TCON,#10101111B
PUSH Acc
PUSH DPL
PUSH DPH
MOV DPTR,#CntRg
MOVX A,@DPTR
JB Acc.7,TBusy
MOVX @DPTR,A
MOV DPTR,#KyBrd
MOVX A,@DPTR
POP DPH
POP DPL
POP Acc
POP TCON
RETI

JNB Acc.6,TsP32

10. Software Description: Interrupt 0 Subroutine

page 212
MOVX @DPTR, A 
MOV DPTR, @KyBrd 
MOVX A, @DPTR 
ANL A, @DPTR 
CJNE A, @DPTR, NO 
JMP TsP32 

TstSw: 

MOVX A, @DPTR 
ORL B, #03H 
MOV C, Acc.5 
MOV FO, C 
SETB C 
JNB Acc.7, TsDAV 
JNB Acc.6, TsDAV 
CLR B.1 
MOV DPTR, #CntRg 
MOVX A, @DPTR 
SETB Acc.0 
MOVX @DPTR, A 

TsDAV: 

JB P0, RetEx 

TsP32: 

POP DPH 
PUSH PSW 
ANL PSW, #11100111B 
PUSH DPL 
PUSH DPH 
JB P3.2, ITsTO 

MOV DPTR, @KyBrd 
MOVX A, @DPTR 
JNB P3.2, PSHIO 

ITsTO: 

JMP TsTO 

PSHIO: 

MOV DPTR, #CntRg 
MOVX A, @DPTR 
MOVX @DPTR, A 
MOV DPTR, @DPTR 
MOVX A, @DPTR 
JNB P3.2, PSHIO 

MVStk: 

Push 00H 
MOV RO, SP 
INC RO 
INC RO 
MOV A, SP 
ADD A, #0F8H 
MOV SP, A 
POP Acc 
ANL A, DPH 
Push Acc 
MOV A, SP 
ADD A, #05H 
MOV SP, A 
MOV DPTR, #06H 

; Move Stack up 2 bytes 

NxtStk: 

POP Acc 
MOV @RO, A 
DEC RO 
DJNZ DPH, NxtStk 

; Else, busy with ReadK sub 
; Ignore possible Int0 Latch 
; Read Key & Reset Key Latch 
; Blank in Key Value 
; Test if Esc key and 
; go through to SavRg 
; Read SW and DAV 
; Set software int on ReadK exit 
; and ensure Edge Triggered 
; Store DAV = Acc.5 
; Indicate Key-int for ReadK 
; Test mode setting and 
; if SW 11 (EXE), clear 
; software Int in B[TCON].1 
; to prevent interrupt when 
; returning from ReadK sub. 
; OPS=1 for user int vectors 

; Return if it was another key 

; Select Bank 0 

; Jmp if Software Int 

; Write to reset Int0 Latch 
; No alterations to TCON 
; User Sub Low Address 

; Store RO 

; To new RO position 

; Subtract 5 

; Point to saved TCON 

; Clear Int F.ag 

; Store TCON 

; Back to old RO 

; Get byte & Dec SP 

; Store in new place 

; Move 6 bytes
PUSH DPL
CLR A
PUSH Acc
MOV A,SP
ADD A,#06H
MOV SP,A
POP OOH
MOV A,SP
ADD A,IOGH
MOV SP,A
POP Acc
CJNE A,#30H,$+3
JNC NoChg
INC SP
POP Acc
CJNE A,#50H,PshHA
CLR A
PshHA:
Push Acc
DEC SP
NoChg:
MOV A,SP
ADD A,#06H
MOV SP,A
; Test for Esc key
MOV DPTR,#KyBrd
MOVX A,@DPTR
ANL A,#1FH
CJNE A,#1CH,TBPMd
; Blank in Key Value
MOVX A,@DPTR
ANL A,IOCOH
CJNE A,#180H,ISvRg
PUSH OOH
PUSH B
MOV A,SP
ADD A,#0F8H
MOV RO,A
MOV DPTR,IBPRef
; Restore RO
; Point to new RO pos
; Dec & Pop Lo Return Add
; Dec & Pop Hi Return Add
; No change if LoAdd not < 30H
; Dec & Pop Lo Return Add
; Store RO
; OR with LoBPR
; Test if last BPRef=0000H
; Get LoBPRef
; Get HiBPRef
; Get LoBPR
; HiBPRef
; HiPC
; Lo BPRef
; HiBPR
; Lo PC
; Match Break Point with Program Counter

10. Software Description: Interrupt 0 Subroutine
DEC RO
CJNE A,B,NoMch

IsMch:
POP B
POP 00H
JMP SavRg

NoMch:
INC DPTR
JMP TLast

IBPEX:
POP B
POP 00H
JMP RetUs

; Test interrupts from TO, X1, T1 and Serial
TsTO:
JNB ETO,TsX1
JNB TF0,TsX1
MOV DPH,#11011111B ;Clear TF0
MOV DPL,#OBH ;User TO Int Lo Add
Jmp MvStk

; Test User External Interrupt 1
TsX1:
JNB EX1,TsT1
JNB IE1,TsT1
MOV DPH,#11110111B ;Clear IE1
MOV DPL,#13H ;User Int1 Lo Add
Jmp MvStk ;Jmp to Move stack up 2x

; Test User Timer 1 Interrupt
TsT1:
JNB ET1,TsSer
JNB TF1,TsSer
MOV DPH,#01111111B ;Clear TF1
MOV DPL,#1BH ;User T1 Int Lo Add
Jmp MvStk ;Jmp to Move stack up 2x

; Test User Serial Interrupt
INoIn:
JMP NoInt
TsSer:
JNB ES,INoIn
JB RI,IsSer
JNB TI,INoIn

IsSer:
Push Acc
MOV DPH,#0FFH ;No Changes to TCON
MOV DPL,#23H ;User SerInt Lo Add
Jmp MvStk ;Jmp to Move stack up 2x

; Save Registers before going to Opesystem
SavRg:
MOV DPTR,#0DPH ;Memory Store
POP Acc
MOVX @DPTR,A ;Store User DPH
DEC DPL
POP Acc
MOVX @DPTR,A ;Store User DPL
DEC DPL
POP Acc
MOVX @DPTR,A ;Store User PSW
DEC DPL
POP Acc
MOVX @DPTR,A ;Store User Acc
MOV DPTR,#0TCON
POP Acc
MOVX @DPTR,A ;Store User TCON

10. Software Description: Interrupt 0 Subroutine
MOV TCON,#01H          ;Reset Ex & Timer Int Flags
MOV DPTR,#MPC+1
POP Acc
MOVX @DPTR,A
DEC DPL
POP Acc
MOVX @DPTR,A
MOV DPTR,#MBReg
MOV A,B
MOVX @DPTR,A
INC DPTR
MOV A,SP
MOVX @DPTR,A
INC DPTR
MOV A,IE
CLR Acc.7
MOVX @DPTR,A
MOV IE,#80H
INC DPTR
MOV A,IP
MOVX @DPTR,A
MOV IP,#01H
INC DPTR
INC DPTR
MOV A,TH0
MOVX @DPTR,A
MOV A,TH1
INC DPTR
MOV A,TH1
MOVX @DPTR,A
MOV DPTR,#MIDat
MOV A,00H
MOVX @DPTR,A
INC DPTR
MOV RO,#01H
INC DPTR
MOVX @DPTR,A
MOV A,@RO
MOVX @DPTR,A
INC RO
INC DPTR
CJNE RO,#0H,NxIda
MOV A,RO
MOVX @DPTR,A
INC RO
INC DPTR
CJNE RO,#18H,NxIda
MOV SP,#07H
MOV DPTR,#CntRg
MOVX A,DPTR
ANL A,#01111110B
MOVX @DPTR,A
MOV DPTR,#StMsg
PUSH DPL
PUSH DPH
RETI

NxIDa: MOV A,#RO
MOVX @DPTR,A
INC RO
INC DPTR
CJNE RO,#18H,NxIda
MOV SP,#07H
MOV DPTR,#CntRg
MOVX A,DPTR
ANL A,#01111110B
MOVX @DPTR,A
MOV DPTR,#StMsg
PUSH DPL
PUSH DPH
RETI

;*****************************************************************

10. Software Description: Interrupt 0 Subroutine
10.20. Restore and Return to Execute the User Program Routine

This routine will be executed when the 'Exe' key is pressed from within the Operating System. It will continue the execution of the user program after a break.

Fig.10.44. Restore and Return Operating Diagram
Fig. 10.45. Restore and Return Flow Diagram

10. Software Description: Restore and Return Routine
Assembler Listing

;**********************************************************
; Restore & Exit Routine
;**********************************************************

SSExt:  ANL PSW,#11100111B  ;Set Bank 0

; Restore Previous Display Message & Cursor

MOV DPTR,#KsgSt       ;'(Previous Message)' at the Xdata Address
CALL DspMg
MOV DPTR,#KyBrd
MOVX A,@DPTR
JB Acc.5,$-1
MOV DPTR,#DsCSt
MOVX A,@DPTR
MOV DPTR,#DspCm
CALL WrDsp

; Restore first 24 Internal Data bytes

MOV RO,#17H
MOV DPTR,#MIdat+23

NxDaI:
MOVF A,
DEC DPL
DJNZ R0,NxDaI
MOVX A,@DPTR

; Restore SFRs

MOV DPTR,#MBReg
MOVF A,
DEC DPL
DJNZ R0,NxDaI
MOVX A,@DPTR
CLR Acc.7
MOV IE,A
INC DPTR
MOVF A,
SETB Acc.0  ;Int0 Hi-Priority
INC DPTR
MOVF A,
INC DPTR
MOVF A,
INC DPTR
MOVF A,
INC DPTR
MOVX A,@DPTR
MOV TL0,A
INC DPTR
MOVX A,@DPTR
MOV TH0,A
INC DPTR
MOVX A,@DPTR
MOV TL1,A

10. Software Description: Restore and Return Routine
INC DPTR
MOVX A,@DPTR
MOV TH1,A
MOV DPTR,#MPC
MOVX A,@DPTR
PUSH Acc
INC DPTR
MOVX A,@DPTR
PUSH Acc
MOV DPTR,#MTCON
MOVX A,@DPTR
SETB Acc.0
PUSH Acc
INC DPTR
MOVX A,@DPTR
PUSH Acc
INC DPTR
MOVX A,@DPTR
PUSH Acc
INC DPTR
MOVX A,@DPTR
PUSH Acc
INC DPTR
MOVX A,@DPTR
PUSH Acc

;Build New Stack
PCL->Stack
PCH->Stack
TCON->Stack
Set Int0 edge triggered

MOV DPTR,#MACc
MOVX A,@DPTR
Acc->Stack
PUSH Acc
INC DPTR
MOVX A,@DPTR
PSW->Stack
PUSH Acc
INC DPTR
MOVX A,@DPTR
DPL->Stack
PUSH Acc
INC DPTR
MOVX A,@DPTR
I1PH->Stack
PUSH Acc

Clr/Set OPS, IEO and add 5000H to Int Vectors if < 003

RetUs:
MOV A,SP
ADD A,#OFCH
MOV SP,A
MOV DPTR,#KyBrd
MOVX A,@DPTR
MOV C,Acc.6
ANL C,Acc.7
MOV DPTR,#CntRg
MOVX A,DptrRg
SETB Acc.7
MOVX @DPTR,A
CPL C
JB Aee.6,TRstS
POP Ace
MOV Ace.l,C
PUSH Ace
JNC RstSk
MOV A,#50H
PUSH Ace

;Subtract 4
TCON is Top of Stack

MOV DPTR,#KyBrd
MOVX A,@DPTR
MOV C,Acc.6
ANL C,Acc.7
MOV DPTR,#CntRg
MOVX A,DptrRg
CPL C
JB Acc.6,TRstS
POP Acc
MOV Acc.1,C
PUSH Acc

;No software int for ReadK
TCON in Acc
Set up for Software Int
TCON is top of stack

TRstS: JNC RstSk
DEC SP
;No Change of PC for Exe Md
;Hi Add => 3H for SS or BP
; if Add < 0030H
DEC SP
;Point to PCL
POP Acc
;Acc = PC Low
INC SP
;Restore SP
INC SP
;PCH is top of stack
CJNE A,#30H,$+3
;Test Acc < 30H
JNC RstSt
;C = 1 if Add < 30H
JNZ StPCH
POP Acc
;A <- PCH
MOV A,#50H
;User Int swapped Hi Add

StPCH: PUSH Acc
;Restore PCH

10. Software Description: Restore and Return Routine
RstSt: INC SP; Point to TCON
RstSk: MOV A, SP
      ADD A, #04H
      MOV SP, A
      POP DPH
      POP DPL
      POP PSW
      POP Acc
      POP TCON
      SETB EA
      RETI

;************************************************************************

10. Software Description: Restore and Return Routine
10.21. Supplementary Subroutines: Delay, Display and Keyboard Drive

Among the rest of the subroutines are a few delay routines, which can delay operation from very short delays from approximately 40 micro-seconds up to one second. These are used for display driving routines and the flashing of messages on the screen. These routines use Timer 0, and the Timer 0 Interrupt subroutine contains only a "Return From Interrupt" instruction.

The Display Module driving subroutine is used extensively by the Operating System, and is also available to the user. All that need to be done by the user, is to define a 16-character data block, and to enter the routine with the address of the first character of the data block in the Data Pointer. The display driving subroutine uses the delay subroutines above, and the necessary timer interrupt subroutines must be included in the user program.

If a user program is run on the board, it is not required to initialise the display. That will be done automatically on power-up. If the user program is going to be used on another board, the initialisation sequence for the display unit must be included. The routines in the Operating System may be used as a template for driving any similar LCD Display Module.

The Keyboard Read subroutine used for the Operating System is a bit more complex than what would normally be required by a system, but it was necessary to cater for all the possible scenarios in using the entire system. The 3-minute auto-off facility is also contained in this subroutine. A timer and the DPTR as a down counter were used. The keyboard subroutine is also available for user
subroutines, by simply calling the correct subroutine address in the Operating System. The starting addresses for useful subroutines in the Operating System are included in the appendix.

When entering the keyboard read subroutine, it will wait for any previous keys to be released first, before it will go into the power conserving idle mode of the micro-controller. The controller will only "wake up" when a key is pressed and it will return with the key value from '00h' to '1Fh' in the accumulator, without waiting for the key to be released. This will create the effect that when a key is pressed, immediate action is taken, and not only after the key was released.

The 'Esc' key and the 'Reset' key should not be implemented in a user program. The 'Esc' key will return control to the Operating System, and the 'Reset' key will cause a system reset.

The user External Interrupt 0 and Timer 0 subroutines to serve the Keyboard subroutine need only contain single "Return From Interrupt" instructions.

Keyboard Buffer Contents (Address X:F300H)

- **D0-D4**: The current or the last key value
- **D5**: Data Available (DAV): 1 = Key pressed, 0 = Key released
- **D6**: Single Step Selection switch state - Sw1 (1 if ON)
- **D7**: Break Point Selection switch state - Sw2 (1 if ON)

The Flow Diagrams and Assembler listing for the above and related subroutines are included on the next few pages:
Fig. 10.46. Supplementary Subroutine Flow Diagrams

10. Software Description: Supplementary Sub-Routines
Assembler Listing

;**********************************************************
; Supplementary Subroutines
;**********************************************************
; Write some Data or Instruction to Display Module
;**********************************************************
; Wait Short Subroutine (40 µS)
;**********************************************************

; Corrupt: Tm0, EXO=1
; Subs & Stack: 4 = 2 (T0Int 2)

WrDsp: MOVX @DPTR,A

WSht: CLR EXO
ANL TCON,#11001111B
ANL TMOD,#0F0H
ORL TMOD,#01H
MOV TH0,#0FFH
MOV TL0,#0DBH
SETB TR0
SETB ETO
ORL PCON,#01H
CLR TR0
CLR ETO
SETB EXO
RETI

;**********************************************************
; Wait 1 or Wait a Part of a Second Subroutine
;**********************************************************

; Enter: WPsec with DPTR = 64K - Loop Counter (0.2 msec/count)
; Corrupt: Tm0, DPTR, ACC, EXO=1
; Subs & Stack: 4 = 2 (TOINT 2)

WlSec: MOV DPTR,#0E284H

WPsec: CLR EX0
ANL TCON,#11001111B
ANL TMOD,#0F0H
ORL TMOD,#02H
MOV TH0,#4BH
MOV TL0,#48H
SETB TR0
SETB ETO
ORL PCON,#01H
INC DPTH
MOV A,DPH
ORL A,DPL
JNZ W1IDL
CLR TH0
CLR ETO
SETB EXO
RETI

;**********************************************************

10. Software Description: Supplementary Sub-Routines page 225
Clear Display Subroutine

Corrupt: DPTR, Acc, Tm0, EXO=1
Subs & Stack: 6 = 2 (WPsec 2 (TOINT 2)

ClDsp:

```asm
MOVDPTR,#DspCm
MOVA,#01H
MOVX@DPTR,A
MOVDPTR,#OFFFH
CALLWPsec
RET
```

Display 16 Character Message Subroutine

Enter: Message Label in DPTR (Code Address)
Corrupts: Acc, B, C, Tm0, EXO=1
Subs & Stack: 8 = 4 (WrDsp 2 (TOINT 2)

DspMg:

```asm
CLR EXO ;Prevent SS interrupts
QLRDPH,#80H ;Set DPH.7 to read as Xdata
DEC DPL ;1 less than Message Ref
MOV A,#OFFH
CJNE A,DPL,NoDec ;Jmp if No decrement of DPH
DEC DPH
```

NoDec:

```asm
PUSH DPH
PUSH DPL
MOVDPTR,#DspCm
MOVA,#80H ;Place cursor on 1st Char
CALL WrDsp
CLR EXO
MOVB,#10H ;Byte Counter
```

DsMg1:

```asm
POP DPL ;Get Message Ref in DPTR
POP DPH
INC DPTR ;Increment &
PUSH DPH ; store for next byte
PUSH DPL
MOVX A,@DPTR
MOVDPTR,#DspDa ;Get Character as XData
CALL WrDsp ;Display Data Address
CLR EXO ;Write Character
DJNZ B,DsMg2 ;Done!
```

DsMg2:

```asm
MOVA,B
CJNE A,#08H,DsMg1
```

DsMgX:

```asm
POP DPH ;Reset Stack
POP DPL
SETB EXO ;Enable SS Interrupts
RET
```

Prevent SS interrupts
Set DPH.7 to read as Xdata
1 less than Message Ref
Jmp if No decrement of DPH
Place cursor on 1st Char
Get Message Ref in DPTR
Increment & store for next byte
Get Character as XData
Display Data Address
Write Character
Done!
Cursor on 2nd disp line
Reset Stack
Enable SS Interrupts
**Read Keyboard Subroutine & Auto-off Timing**

**Exit:** Key value in Acc, 3 MSB’s masked, (Auto-off)

**EDIT Mode:**
- Corrupt: Tm1, DPTR, Acc, B, C, EXO=1
- Subs & Stack: 8 = 2 (XINTO 6), 4 = 2 (T1INT 2)

**RUN Mode:** (User ReadK call)
- Corrupt: DPTR, Acc, B, C, FO, TCON.1, EXO=1
- Subs & Stack: 8 = 2 (XINTO 6)

---

**ReadK:**
- MOV B, TCON
- MOV TCON, #01H

**RedK2:**
- CLR EXO
- MOV DPTR, #KyBrd
- MOVX A, @DPTR
- MOV DPTR, #CntRg
- MOVX A, @DPTR
- SETB Acc.6
- MOVX @DPTR, A
- JB Acc. 7, OvrTm
- ANL TH0D, /OFH
- ORL TH0D, /IOH
- MOV TBl, /OOH
- MOV TLl, /OOH
- MOV DPTR, /OF61DH
- SETB TBI
- SETB ETI
- SETB C
- CLR IEO
- ORL IE, /81H
- ORL PCON, /OIH
- CLR EXO
- JC IsKey
- INC DPTR
- MOV A, DPL
- ORL A, DPH
- JNZ SetC
- CLR TRl
- CLR ETl
- MOV SP, #07H
- JMP ModFl

**OvrTm:**
- SETB IT0
- ; Int 0 edge triggered - must
- ; release key & press again
- ; C will indicate which int-sub
- ; Clear INTO flag if set before
- ; Enable All and INTO
- ; Wait for Key (or Timer)
- ; Acc is still @CntRg
- CLR EXO
- ; Prevent Software Int
- ; Jump if int was from Pin
- ; Else it was from Timer

**SetC:**
- SETB C
- CLR IE0
- ORL IE, #81H
- ORL PCON, #01H
- CLR EXO
- JC IsKey
- INC DPTR
- MOV A, DPL
- ORL A, DPH
- JNZ SetC
- CLR TRl
- CLR ETl
- MOV SP, #07H
- JMP ModFl

**IsKey:**
- MOV DPTR, #KyBrd
- MOVX A, @DPTR
- JNB Acc.5, RedK2
- JNB P3.2, RedK2
- PUSH Acc
- MOV DPTR, #CntRg
- MOVX A, @DPTR
- CLR Acc.6
- MOVX @DPTR, A
- JB Acc.7, OvrTm
- CLR TRl
- CLR ETl
- MOV TCON, B
- SETB EXO
- RETI

**OvrTm:**
- POP Acc
- ANL A, #1FH
- MOV TCON, B
- SETB EXO
- RETI

---

10. Software Description: Supplementary Sub-Routines
Binary Nibble to ASCII Conversion Subroutine

```
; Enter: Nibble in LSN of Acc
; Exit: ASCII in Acc
; Corrupt: Acc, C, 2 Stack Bytes

BnASC:    ANL A,#OFH          ; Mask MSN
           CJNE A,#0AH,$+3    ; Test > 10H
           JC BnASC          ; Add only 48 if is
           ADD A,#07H         ; Correct for A - F
           ADD A,#30H         ; Add 48
           RET
```

ASCII to Binary Conversion Subroutine

```
; Enter: ASCII in Acc
; Exit: Nibble in Acc
; Corrupt: Acc, C, 2 Stack Bytes

AscBn:    ADD A,#0DOH         ; Subtract 48
           CJNE A,#0AH,$+3    ; Test > 10H
           JC ASBnS          ; Leave as is if not
           SUBB A,#07H        ; correct for A - F
           RET
```

Messages Listing

```
Msg00:    DB 'Main Menu(',6,',Ent)' ; Start of Main Menu
Msg10:    DB 'Edit Mem Segment'
Msg20:    DB 'Edit Pre-Int Reg'     ; Pre-Interrupt Reg.
Msg30:    DB 'Store IData&SysV'     ; IData & System Variables
Msg40:    DB 'Restore Data&SysV'
Msg50:    DB 'Exe User Program'
Msg60:    DB 'Single Step Run.'     ; Run Program in Single Step
Msg70:    DB 'Run with BrkPnts'     ; Defining BP Table Reference
Msg80:    DB 'Clear IData Mem.'     ; Internal Data memory
Msg90:    DB 'Clear User Prog.'    ; User Program Area
MsgA0:    DB 'Clear BrkPtTable'    ; Break Point Table
MsgB0:    DB 'RS232 Mem Load..'     ; Serial loading
MsgC0:    DB 'RS232 Mem Dump..'     ; Serial dumping
MsgD0:    DB 'Xdata Block Move'
MsgE0:    DB 'Prot/Unprot Mem.'    ; Protect/Unprotect Top RAM
MsgF0:    DB 'Save IMem + OFF'     ; Saving Internal Memory + Off
Msg11:    DB 'Data Add:'           ; Edit Data Segment (Hex)
Msg15:    DB 'SFR Add:'           ; Edit SFR Segment (Hex)
Msg19:    DB 'XDat Add:'          ; Edit XData Segment (Hex)
Msg1D:    DB 'Code Add:'          ; Edit Code Segment (Hex)
Msg21:    DB 'Only SS,RP&ExeMd'    ; Warning for NOT SS,BP or Exe
Msg22:    DB 'Prog. Cntr:'        ; Program Counter
Msg23:    DB 'PSW Acc:'           ;
Msg24:    DB 'DPH DPL:'           ;
Msg25:    DB 'SP B Reg:'          ;
Msg26:    DB 'IP IE:'            ;
Msg27:    DB 'TCON TMD:'         ;
Msg28:    DB 'TH0 TLO:'          ;
Msg29:    DB 'TH1 TL1:'          ;
Msg31:    DB 'Enter to Save...'   ; Confirm Saving
Msg32:    DB 'Saving Data.....'   ; Busy....
Msg33:    DB 'Data&Vars saved!'  ; Done!
Msg41:    DB 'Enter to Restore'  ; Confirm Restoring
```

10. Software Description: Supplementary Sub-Routines
10. Software Description: Supplementary Sub-Routines
11. Power Economy and Conservation

The onboard battery for the system is a standard 9 volt PP3 size battery. The aim of this battery is to enable a user to run the board for short periods, only when an external power source is not available. To supply the board for extended operation, external power source connections were included on the board.

Throughout the hardware and software design of the system, power conservation was kept in mind continuously. Default signal levels were chosen to use the minimum power. All the delay and waiting routines in the software were designed to place the micro-controller in the low power consuming Idle mode.

For all the delay subroutines, a timer was set to run from a specific preset value before the controller was placed in the idle mode. As soon as the rollover interrupt occurred, the controller would wake up and return from the subroutine.

The entire Operating System is menu-driven and controlled by the pressing of keys. While the system is waiting for a key to be pressed, it was also placed in the idle mode. If one considers the speed at which the controller operates compared to the speed a user can read a displayed message and press a key, the controller will be in the Idle mode for almost all of the time, waiting for a key to be pressed. The keyboard routine uses a hardware generated external interrupt to wake up from the Idle mode.
For the hardware design, various power conservation tactics were attempted: One possible way to reduce power, is to lower the oscillator frequency of a system. To be able to generate various accurate baud rates, the frequency had to stay at the readily available crystal frequency of 11.059 MHz. The free running oscillator of the keyboard scanning, however, could be reduced by a factor of 10. Other modifications that were possible, was to increase all the pull-up and pull-down resistors from 10 kΩ to 33 kΩ, and to replace the LM7805 fixed voltage regulator with an LM317 adjustable voltage regulator. This made quite a difference: The quiescent current through the ground pin of the LM7805 is 4 mA and is basically wasted power. It was replaced by the quiescent current of the LM317 of approximately 50 μA, which made a difference of approximately 10% to the original average current dissipated by the board.

The inclusion and current dissipation of the 'ON' LED was under careful consideration. It was eventually placed in series with the opto-isolator internal LED that had to be on in any case to maintain the power to the board. The 'ON' LED could therefore stay. The "Busy Configuring" LED is only used for a short time during configuration, and for the convenience of this indicator, it was kept.

All the power limiting modifications reduced the average supply current of the first prototype board from 33 mA to 22 mA on the final boards, a factor of 33%!

11. Power Economy and Conservation
12. The Hardware and Software Debugging and Performance Tests

12.1. Hardware Integrity and Power Supply Control Tests

Exhaustive circuit integrity testing was done by comparing each hardware connection directly with the netlist of the Printed Circuit Board, and testing for any possible short circuits between adjacent connections. With all ICs removed from the board, current limited power was applied slowly to test the voltage regulating and on/off switching of the circuit. All the ICs, except the micro-controller, were then inserted and the power brought up again slowly to test for any unwanted over-currents.

12.2. Fault Finding the Rest of the Hardware

In any digital circuit with a complexity such as this board, special consideration had to be given to ways and means to test the hardware. The fact that most of the hardware was embedded in the LCA made it even more difficult. The chances of a system not working for the first tests, is virtually 100%. The high speed at which the system operates, and not being able to test intermediate signal levels inside the LCA, prompted the design and construction of a testing device what can be called a Manual Input/Output Micro-Controller Emulator. It simulates the input and output operations of the micro-controller by means of hardware switches and LEDs.
12.3. The Manual Input/Output Micro-Controller Emulator

Direct connections to all the relevant pins of the micro-controller are available on the 62-pin IBM motherboard type edge connector. A blank IBM prototype development board was used to design and build the Manual Emulator. It made use of toggle switches to place the required logic levels on selected signal lines as outputs from the simulated micro-controller. Buffer-driven LEDs were used to monitor the relevant simulated input signal levels.

The same bi-directional Input/Output pin principle used by the micro-controller was adopted for the Manual Emulator: A switch will connect a signal line hard to ground to generate a 'low'. When the switch is open, a pull-up resistor of 10 kΩ will supply the line to generate a 'high'. When the line is high, external circuitry can pull the line down to ground. A 'low' will then be detected on the input from the circuit, or a 'high', if not pulled to ground. The monitoring LEDs were driven by buffers to reduce the loading on the signal lines. The relevant signal lines controller and monitored were the 16 address lines from A0 to A15, the 8 data lines, and various control lines. They are summarised below:

**Outputs (Controlled by switches and pull-up resistors)**

- A8 - A15 High Address Byte (Connected to Port 2)
- PSEN Program Store Enable
- ALE Address Latch Enabled
- RD External Data Read Control (Pin P3.7)
- WR External Data Write Control (Pin P3.6)
Bi-Directional (Controlled by switches and Monitored by LEDs)

A0 - A7  Low Address Byte (From Address Latch to Memory)
D0 - D7  Data lines (Port 0)

Inputs (Monitored by LEDs)

INT0  External Interrupt 0 Pin (Pin P3.2: From LCA)
INT1  External Interrupt 1 Pin (Pin P3.3: From LCA)
RX    Serial Receive (Pin P3.0: From MAX232)
T0    Timer 0 (Pin P3.4: From MAX232)

The basic circuits for individual pins of each group of inputs, outputs or bi-directional pins, are shown below:

Fig.12.1. The Manual Emulator Basic Circuits

This circuit enabled the testing of all the hardware, by simulating the address multiplexing and the reading and writing operations of the micro-controller. The
expected results were monitored at a controlled pace and cross checked after each step.

12.4. The Hardware and Firmware Testing

With the micro-controller removed from its socket, the board was seeded and the Manual Micro-Controller Emulator testing device plugged into the extension edge connector. By pressing the 'ON/Configure' button, the LCA was configured and the hardware testing of the input and output devices could commence:

The Low Address line circuits were only used as monitors, and all the switches were switched to the inactive '1' levels. A Low Address Byte value was placed on the Data Lines and the ALE signal strobed high. The latching of the data on to the Low Address Lines could now be monitored by the Low Address LEDs. The High Address Byte was set by its switches and placed on the address lines as well.

To read a byte from the Code Address, the Data Control switches were disabled, and the PSEN control line taken to active low. The stored data from the memory would then appear on the Data LEDs. Various spot checks were made to confirm that the correct configuration and operating data bytes were at the correct addresses. Similarly, any data byte can be written to in the 64K external data map by activating the WR line, or read from memory by activating the RD line. The address had to exist and it should not be write protected.

Using this device, the correct decoding of the LCA to the two RAM IC’s, and also to the Input/Output devices, such as the display unit and keyboard, was tested.
The keyboard action to give an interrupt signal, the correct key value and the state of the *Running Mode* switches, proved to react as expected. The setting and resetting of the three LCA internal interrupt latches were also tested to perform as planned.

After all the hardware was adjusted and corrected, the micro-controller could be inserted in its socket to test the software.

**12.5. Software Testing and Debugging**

The Operating or Broad Based Flow Diagrams proved to be very useful in the testing of the software. By using a coloured pen, one could test and mark every possible pathway that can be followed on the diagram. The marking ensured that all the pathways were tested. Notes of all errors or responses that were not quite satisfactory, were made directly on the diagrams. From there it was easy to trace the errors directly to the Single Line Flow Diagrams and the original Assembler listing by means if the chosen label names. Adjustments to display messages and the timing thereof were made to enable the best and most user-friendly interaction with the system.

A simple user test program was written in Assembler. It was specifically designed to test most of the features of the board and the Operating System. It tested for the correct execution of the user interrupt subroutines. The existing Operating System subroutines, the uploading though the RS232 serial port, and the *Single Step*, the *Break Point* and the *Execute Running Modes* were also tested. A complete report on the testing of this user program is included in the section on the
pre-requisites and guidelines for writing of a user program. This section also includes notes on what to expect when running and testing such a program.

Quite a few modifications to the original user program monitoring strategy were made that only became apparent during the application in a classroom situation. Only the final pre-requisites and guidelines for user programs and performance tests are included in this report.

12.6. Classroom Application

A production model of the board was designed and fifteen sets built. A course on the operation and application of the 8051 micro-controller was offered and each student was issued with a personal board for the duration of the course. For most of the students attending the course, micro-controllers were a complete new concept and they had to start from the very basics. It was assumed that the visibility of the internal registers and data of the micro-controller through the Operating System of the board would make the understanding of the operation of the controller much easier. It might have to some extend, but the general impression left was that initially the complexity of the board was rather seen as a thread. The board was left untouched by some students until much later in the course. Some students, who had previous experience of micro-controllers, adapted to the use of the board with ease. They could appreciate the flexibility and freedom to inspect the internal registers of the micro-controller and the memory segments, and especially the Single Step debugging feature.
Initially, the system was designed that the user programs only started at address 2000h, while the Operating System occupied the first 8K bytes of code memory. This strategy was chosen mainly to enable the use of the interrupt vectors by the Operating System. A user program had to be designed to start at address 2000h, and its interrupt vectors placed at 2003h, 2013h, etc. For programs written in assembler, this was easily achieved by using "ORG" statements at the beginning of the program and at the beginning of each interrupt subroutine. The "ORG" directive would redirect the Assembler to place the statements following from that specific code address, upwards.

To enable the use of the interrupts for both the Operating System and for user interrupts, the Operating System contained jump vectors to the Operating System interrupt routines, while in the "Edit" mode. When in a "Running Modes", the jump instructions will move the control over to the equivalent address of the user program section between 2003h and 202Fh. This system worked well enough, as long as the user had proper control over the placement and the content of the interrupt vectors. This is relatively easy when writing the modules in the Assembler language.

When the course got to the stage of writing program modules in the programming language "C for Micro-Controllers", endless problems started to appear to convince the C-Compiler and Linker programs to place the user modules to start at address 2000h. All the Interrupt subroutines had to be written in Assembler to force the Linker to place them at the appropriate higher addresses when they were linked to the main C-program module.
These problems lead to the redesign of the Operating System and user program interaction, and eventually to the firmware modification of the interrupt memory segment swapping. The decoding modification to the firmware was done with relative ease, because it was re-programmable. The only hardware modifications that had to be made, were the cutting of two tracks of the A12 and A14 address lines from the micro-controller, and the inclusion of two wire jumpers to connect these address lines to two other pins of the LCA. Two of the original four general purpose "Chip Select Outputs" from the LCA had to be sacrificed.

It was also found in the final circuit that the internal pull-down resistor on the reset pin of the micro-controller was sometimes inadequate to release the reset state of the micro-controller after configuration. An additional 4.7 kΩ pull-down resistor was added.

The new modifications enabled user programs and interrupt subroutines to be written in C, with very few pre-requisites. A linker directive, $ CODE(0030H), can be included when changing a relocatable object file to an absolute file. This directive places the start of the main program at address 0030h. The standard "ACE_DUMMY" module, included automatically by the Linker, will supply the "Jump Vector" to the beginning of the main program, after clearing the data fields and redefining the stack to just above the user variables. The exact pre-requisites for writing a user program for successful testing and debugging on the board, are included in the next section.
13. Guidelines on the Writing and Assembling of User Programs

The code memory area allocated for user programs is 20K bytes, ranging from address 0000H to 4FFFH. All the interrupt vectors are available for use. There are only minor limitations on the address usage of user interrupt subroutines, and the same- and higher priority blanking conventions. This will be discussed in detail.

The entire Internal Data space, all the Special Function Registers, and the first 32K bytes of External Data, are available to the user.

To write a program in Assembler, the user must include an "ORG 0030H" directive at the beginning of the main program. A suitable jump instruction to this location must be included at code address 0000h. This is the normal practice when interrupt subroutines are used, but it must also be included even when no interrupts are used! The user must also make sure that the "Interrupt 0 Subroutine" is limited to addresses 0003h to 0007h, and the others between 000Bh and 002Fh. For longer interrupt subroutines, "Long Jump" instructions to the appropriate locations of the rest of the subroutines must be used in the interrupt vector space. Any interrupt subroutine must be concluded with the standard "Return from Interrupt" instruction.

If any of the existing subroutines of the Operating System are used, the starting addresses must be defined by the CODE directive. A list of some useful existing subroutines and their starting addresses is included in the appendix.
To access the Keyboard and Display Unit directly, the appropriate external access addresses must be defined by the XDATA directive. Notes on the operation and commands of the Display Module have also been included in the appendix.

Relocatable assembler programs, or programs written in C or another high level languages, will normally be placed to start at 0000H by the Linker program, unless instructed to do otherwise. User interrupt subroutines will push the main program upwards. If this is not sufficient to move the main program past the 002Fh limit, the linker directive, $ CODE(0030H), must be included. This will encourage the linker to place the main program at address 0030H. If the problem still exists, the linker may be forced to start the program at address 0030H, by including a small assembler module to the other object files when they are fed through the linker program. This module may consist of an "ORG 0000H" directive and a data storage statement, "DS 30H", only.

The command line instruction to run the Linker program, could then be in one of the formats shown below as examples:

```
C:\ASM> L51 main.OBJ,next.OBJ,another.OBJ   [Assembler programs]
C:\ASM> L51 main.OBJ $ CODE(0030h)         [C programs]
C:\ASM> L51 main.OBJ,space.OBJ             [C program + 30 byte space]
```

All the interrupts are available to the user. Special procedures have been included in the Operating System to make them transparent, although the Operating System uses its own interrupt subroutines extensively. To summarise, the user must keep the following in mind when writing and using interrupt subroutines:

12. Hardware and Software Debugging and Performance Tests
* If a user program clears the "Enable All" (EA) or the "External Interrupt Enable" (EX0) flags, the Single Step, or Break Point operations, or causing a break with the Escape key, will be disabled until these flags are set again. Breaks will not occur after any instruction that accesses one of the Interrupt Control registers or the "Return from Interrupt" instruction.

* A Single Step, Break Point or 'Escape' break out of a user program, will corrupt nine additional bytes of the user stack above the current stack pointer setting.

* For Single Step and Break Point operations, the program will jump into the Operating System with a "Return from Interrupt" instruction that will remove the blanking effect of the interrupt. The Operating System can then make use of its own interrupts. When single-stepping through a user interrupt subroutine, the normal blanking effect of lower priorities will not take place. Any enabled interrupt will be serviced as soon as it is requested. This implies that all the registers and data that will be corrupted by an interrupt subroutine, must first be stored in the stack before the routine is executed. It must again be restored before returning to the main program.

* The Operating System sets the "External Interrupt 0" to be edge triggered, so that when it simulates an interrupt call, the interrupt request flag can be set by software. If set to level triggering, the flag can only be changed by changing the pin level. This could create an unwanted interrupt request repeat of the same subroutine. The Interrupt 0 level should therefore stay edge triggered and high priority!
The user "Interrupt 0 Subroutine" must either be entirely contained between addresses 0003H and 0007H, or it must use a "Long Jump" to jump out of this area for longer routines. In a high level language, this may be encouraged by a function call in the interrupt routine. The function must then be defined somewhere else. The normal "Return from Interrupt" after the function call, will still fit into the available eight bytes reserved of the interrupt vector.

In any other interrupts used by the user system, the interrupt subroutines must fit into the area 000Bh to 002Fh. It may also contain "Long Jump" instructions out of this address area. Higher level compilers for the 8051 do have special instructions to identify and place interrupt subroutines. The linker will normally place a jump instruction at the conventional reserved address location for the interrupt vector, and the rest of the subroutine somewhere else where it can find the space. Again, the use of a function call will encourage the use of a "Long Call" instruction at the vector address, and the function will be placed higher.

Interrupt subroutines are not normally called by assembler program instructions, and the linker may give a warning that these modules are never used. This is not a terminating error and the modules will still be included in the final program.

The Operating System always sets the Enable All, the External Interrupt 0 Enable and the Edge Trigger flags of Interrupt 0, before a user program starts to run. It is recommended that the user would include these instructions in his program as well for the sake of testing the program on the Simulator successfully.
13.1. Performance Testing a User Program

As an example for testing a user program and user interrupt subroutines in the various running modes, a special test program was designed. The listing of this program is shown below. Some of the existing subroutines in the Operating System will also be called from this program.

The program will use the Port 1 pins as monitors to test if user interrupt subroutines were executed. The results can either be inspected by the Operating System in Mode 1, at the SFR value 90h, or by adding LEDs to the Port 1 pins as hardware monitors. The two Timers will be preset to give roll-over interrupts.

The keyboard and an external user interrupt on pin IRQ can be tested as well. Initially, the Single Step mode will be tested for executing the user interrupts. Then the Break Point mode, for the incrementing of the DPTR in a loop will be tested. After that the facility to store the settings of a program at a specific point will be tested. Finally, the Execute mode will test the use of the existing Operating System subroutines, and the user External Interrupt 0 subroutine.

---

MCS-51 MACRO ASSEMBLER USERPROG

DOS 3.31 (038-N) MCS-51 MACRO ASSEMBLER, V2.2
OBJECT MODULE PLACED IN USERPROG.OBJ
ASSEMBLER INVOKED BY: C:\ASM\ASM1.EXE USERPROG.SRC

LOC OBJ LINE SOURCE

1 $ NOMR NOP1
2 ; User Test Program
3
4 F300 5 Kybrd XDATA 0F300H ;Keyboard and Switches
F700 6 DSPDM XDATA 0F700H ;Display Module Command
F701 7 DSPDA XDATA 0F701H ;Display Module Data
F200 8 CNTRG XDATA 0F200H ;LCA Control Register
620C 9 BNASC CODE 620CH ;Binary to ASCII sub
607F 10 DSPMG CODE 607FH ;Display Message sub
60CB 11 READX CODE 60CBH ;Read Keyboard sub
604A 12 WISEC CODE 604AH ;Wait 1 second sub
602A 13 WSGDP CODE 602AH ;Display 1 character sub
5086 14 MODF1 CODE 5086H ;Auto-off Exit
0087 15 PCOM DATA 0087H ;Power control register

---

13. Guidelines on the Writing and Assembling of User Programs   page 244
86 ;***********************************************************************
87 ;Data Storage
88 ;***********************************************************************
89
0088 50726573 90 MsgBox: 'Press any Key: '
008C 7320616E
0090 79204865
0094 79A22020

91
92 ;***********************************************************************
93 ; User Interrupt 0
94 ;***********************************************************************
95
0098 90F200 96 Usrl0: MOV DPTR,#CntRg ;Rd & Wr Control Register
0098 E0 97 MOVX A,@DPTR
009C F0 98 MOVX @DPTR,A ; to Reset IRQ Latch
009D 308202 99 JNB P3.2,RSTKY ;Jump if Ex0 Pin = 0
00A0 C291 100 CLR P1.1 ;IRQ (P1 = 11111101)

101
102 RSTKY: MOV DPTR,#KyBrd
103 E0 103 MOVX A,@DPTR ;Rd Key & Rst Key Latch
104 308202 104 JNB P3.2,NONE
105 C299 105 CLR P1.0 ;Keyboard (P1 = 11111110)

106
107 NONE: RETI
108
109

110 END

SYMBOL TABLE LISTING

<table>
<thead>
<tr>
<th>NAME</th>
<th>TYPE</th>
<th>VALUE</th>
<th>ATTRIBUTES</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACC</td>
<td>D</td>
<td>0000H</td>
<td></td>
</tr>
<tr>
<td>BNASC.</td>
<td>C</td>
<td>0200H</td>
<td></td>
</tr>
<tr>
<td>CNTRG.</td>
<td>X</td>
<td>F000H</td>
<td></td>
</tr>
<tr>
<td>COUNT.</td>
<td>C</td>
<td>0055H</td>
<td></td>
</tr>
<tr>
<td>DPH</td>
<td>D</td>
<td>0085H</td>
<td></td>
</tr>
<tr>
<td>DPL</td>
<td>D</td>
<td>0082H</td>
<td></td>
</tr>
<tr>
<td>DSPCM.</td>
<td>X</td>
<td>F000H</td>
<td></td>
</tr>
<tr>
<td>DSPDA.</td>
<td>X</td>
<td>F001H</td>
<td></td>
</tr>
<tr>
<td>DSPMG.</td>
<td>C</td>
<td>007FH</td>
<td></td>
</tr>
<tr>
<td>EA</td>
<td>B</td>
<td>00A9H</td>
<td>A</td>
</tr>
<tr>
<td>ETO</td>
<td>B</td>
<td>00A8H</td>
<td>A</td>
</tr>
<tr>
<td>ET1</td>
<td>B</td>
<td>00A8H</td>
<td>A</td>
</tr>
<tr>
<td>EXO</td>
<td>B</td>
<td>00A9H</td>
<td>A</td>
</tr>
<tr>
<td>EXT</td>
<td>B</td>
<td>00A7H</td>
<td>A</td>
</tr>
<tr>
<td>ITO</td>
<td>B</td>
<td>00A9H</td>
<td>A</td>
</tr>
<tr>
<td>IT1</td>
<td>B</td>
<td>00A8H</td>
<td>A</td>
</tr>
<tr>
<td>KYBRD.</td>
<td>X</td>
<td>F000H</td>
<td></td>
</tr>
<tr>
<td>MDF1</td>
<td>C</td>
<td>0066H</td>
<td></td>
</tr>
<tr>
<td>MDF2</td>
<td>C</td>
<td>0066H</td>
<td></td>
</tr>
<tr>
<td>MSG01.</td>
<td>C</td>
<td>0066H</td>
<td></td>
</tr>
<tr>
<td>NONE</td>
<td>C</td>
<td>0066H</td>
<td></td>
</tr>
<tr>
<td>P1</td>
<td>D</td>
<td>0090H</td>
<td></td>
</tr>
<tr>
<td>P3</td>
<td>D</td>
<td>0080H</td>
<td></td>
</tr>
<tr>
<td>PCOM</td>
<td>D</td>
<td>0087H</td>
<td></td>
</tr>
<tr>
<td>READK.</td>
<td>C</td>
<td>0028H</td>
<td></td>
</tr>
<tr>
<td>RSTKY.</td>
<td>C</td>
<td>002AH</td>
<td></td>
</tr>
<tr>
<td>START.</td>
<td>C</td>
<td>0030H</td>
<td></td>
</tr>
<tr>
<td>TCOM</td>
<td>D</td>
<td>0088H</td>
<td></td>
</tr>
<tr>
<td>TH0.</td>
<td>D</td>
<td>0088H</td>
<td></td>
</tr>
<tr>
<td>TH1.</td>
<td>D</td>
<td>0088H</td>
<td></td>
</tr>
<tr>
<td>TL0.</td>
<td>D</td>
<td>0088H</td>
<td></td>
</tr>
<tr>
<td>TL1.</td>
<td>D</td>
<td>0088H</td>
<td></td>
</tr>
<tr>
<td>TMOD</td>
<td>D</td>
<td>0089H</td>
<td></td>
</tr>
<tr>
<td>USR10.</td>
<td>C</td>
<td>0098H</td>
<td></td>
</tr>
<tr>
<td>WISEC.</td>
<td>C</td>
<td>006AH</td>
<td></td>
</tr>
<tr>
<td>WRCHAR</td>
<td>C</td>
<td>0070H</td>
<td></td>
</tr>
<tr>
<td>WRDSP.</td>
<td>C</td>
<td>002AH</td>
<td></td>
</tr>
</tbody>
</table>

13. Guidelines on the Writing and Assembling of User Programs page 246
13.2. Test Results

The test program was assembled and loaded into the user code area by the RS232 serial link. The menu option to start running the user program in the Single Step mode, was selected. The Running Mode Switch 1 was switched ON and the default starting address of 0000h was kept.

A brief second after the 'Enter' key was pressed, the message "Exec. User Prog" was displayed, and almost immediately replaced by displaying the first of the Pre-Interrupt Registers, the Program Counter. It reflected the address of the next instruction that would be executed, 0030h. The first instruction was the "Jump to address 0030h" instruction. It was therefore executed successfully, and a Single Step break returned the control to the Operating System. From within the Operating System in Mode 2, it was possible to use any of the other Operating System features, such as the inspection of memory segments, etc.

When the 'Exe' key was pressed, the next instruction "To set Port 1", was executed and the address of the following instruction, 0033h, was displayed. This instruction at address 0033h will set the TCON register. The TCON register was therefore inspected at the current state, and again after the instruction had been executed. It confirmed that the correct operation had taken place.

In this fashion, the rest of the setup instructions were executed one at a time, and the results examined immediately in the Pre-Interrupt Registers. They reflected the state of the internal registers just before a break occurred. These register values may not be same values as one would found when using the Edit SFR and Data

13. Guidelines on the Writing and Assembling of User Programs
options of Mode 1. Mode 1 will display the current values that is used by the Operating System.

Single Step breaks will not happen after any instructions that access the interrupt control registers or a "Return from Interrupt" instruction. As expected, no breaks occurred for these instructions between addresses 0044h and 004Ah. The break only occurred after completing the SETB IT0 instruction at address 004Ch.

The Pre-Interrupt values of Timers 0 and 1 just before the "Run Timers" instruction of address 0053h, reflected the preset values of FFEAh and FFBAh. After executing this instruction, the Timer values were FFF2h and FFC2h, effectively eight counts later. These counts were lost in the Single Step break interrupt subroutine, before the current Timer values were stored. After the next instruction, the Timer values were FFFFh and FFEBh, effectively fourteen counts later. The additional counts were lost while the Timer values were reloaded and the execution of the next user instruction enabled.

The Timer 0 value at FFFFh was just about ready to create a roll-over interrupt. After the next instruction was executed, the program counter was at address 000Bh, which is the first instruction of the user interrupt subroutine for Timer 0. The Port 1 pin 2 was cleared and examined at address 9Ch of the SFRs. For this inspection, one has to 'Esc' out of the Pre-Interrupt Mode and select the "Edit SFR" of Mode 1. Displaying the Port 1 value in the Binary Mode, confirmed that the pin 2 was cleared. To execute the next instruction, one had to 'Esc' back to the main menu before the 'Exe' key could be pressed.
After the Timer 0 interrupt was completed, one more instruction of the main program was executed before Timer 1 generated a roll-over interrupt. The Program Counter reflected address 001Bh, which is the first address of the interrupt subroutine of Timer 1.

The next few instructions of the main program increments the DPTR and test of 0000h have been reached. The program looped between instruction addresses 0056h and 005Fh, with only the DPTR incremented by one for every loop. In this section, the breakpoints and the current system variable storage facility were tested. The main program was single stepped to address 005Dh. In Mode 7, a break point was defined at address 005Dh. The Running Mode Selection Switches were switched to select the Break Point Mode (Sw 1 = OFF, Sw 2 = ON). The 'Exe' key was pressed to execute the next instructions until the address 005Dh was encountered. The DPTR was inspected on every break to confirm an increment of one count for every loop.

When the DPTR reached a value of FFFCh, the storage facility of Mode 3 was tested by bulk storing the current values of the user program. After another two loops, when the DPTR was at FFFEh, the previous stored values were retrieved by Mode 4. When the pre-interrupt values were inspected, the value of the DPTR reflected the previous stored value of FFFCh.

Finally, the Execute running mode and the use of Operating System routines were tested by setting both the switches ON. After the 'Exe' key was pressed, the expected message "Press any Key: " was displayed, as specified in the user guidelines.
program. The pressing of any hexadecimal key displayed the value on the screen for one second. Then it was cleared to wait for another key. When the 'Esc' key was pressed, control was returned to the Operating System, showing the program counter at 60FFh. This is somewhere in the keyboard read subroutine of the Operating System. To prove that the user Interrupt 0 subroutine was used, the register of Port 1 was inspected to confirm that "pin 0" was cleared.
14. Conclusions and Recommendations

Although one of the main objectives of the project, "to make it easier to understand the internal operation and architecture for a first time student", was only partially fulfilled, the acquiring of an in depth knowledge of various aspects the microcontroller operation and application made the execution of this project very worthwhile. For a first time micro-controller student, the complexity of a microcontroller system, together with the intricate program development process, were more than enough to occupy the student's concentration completely. Sufficient time must be given to get acquainted and "used to" all the new concepts. To add the complexity of this system to all the rest, was just too much to expect. Most of the first time micro-controller students left the board alone until much later in the course. The more advanced students, who only had to adapt a little further to understand the possibilities and features of the board, found it quite helpful and easy to use.

In view of the above findings, it is recommended that: "The board should only be made available to students in a more advanced micro-controller course". It would still provide an immediate channel to realise and test various user applications, without having to go through the time-consuming process of designing and building his own system. The adaptability of the system will allow him to complete various projects during the course, varying from very simple to more complex applications. A big advantage is that those simple applications, which does not really deserve the trouble of making a special board for testing, can easily be put together on a blank
IBM prototype board and tested thoroughly. The existence of the basic minimum system, together with the ease of programming, testing and modifying the software, require only the additional user specific circuits to be added to the system.

Additional benefits that came from the execution of this project are the in depth knowledge acquired in various aspects of the operation of the micro-controller, and also of the hardware and software design. A great deal was also learned about the approach, planning and execution of a complex project in general.

For the micro-controller specifically, the use of the interrupts had to be studied and tested in detail, especially the interrupt trigger levels, priorities and the exact behaviour of instruction execution sequences. The Single Step, Break Point and 'Escape' break features were entirely based on the unique reaction of the micro-controller on an interrupt request.

The operation and application of the Field Programmable Logic Array, and the entire circuit development process from an ORCAD-based design entry schematic drawing had to be studied and applied. This included the conversion of the schematic drawing to a netlist, the placing and the routing of the final LCA, the selection of the best layout, and the conversion of the configuration into a bitstream. Various techniques had to be tested and "re-invented" to convince and enable the Xilinx software to map all the required hardware into the small 2064 package and place specific I/O pins at specific locations to suit the PC Board layout. Where the placing and routing of an LCA normally take a PC about
twenty minutes to complete, the final process for this layout took 36 hours! The configuration modes of the LCA had to be assessed and the most suitable selected for the seeding process and the normal operation. The exact behaviour of the special configuration control pins had to be studied to design the additional hardware to control the configuration processes to do precisely what they were is expected to do, with the minimum of external components.

Valuable experience in the use of the "Borland-C++" (for PCs) was gained in the compilation of the SEED.EXE program. This includes the reading of the configuration and Operating System data files from disk, and the conversion of the data to synchronous serial data trains for transmission through the parallel printer port of the PC.

A set of 25 production Printed Circuit Boards were made professionally, which gave valuable experience in using the computer package "TANGO" to do the preparation of CAM (Computer Aided Manufacturing) files according to the production house specifications. These include Gerber Plot and Number Control Drill (NC Drill) files. Although the final fifteen boards built was not a large production run, it still gave valuable insight into possible variations and modifications to ease production that should be considered and build into a board right from the initial stages. Repeatability, ease of construction and faultfinding, and also the maintenance of the final product had to be kept in mind.

The package "ACAD" was also used to draw the hardware schematic diagram (external to the LCA), and an unconventional method of schematic diagram
drawing has been developed. This method specifically caters for the schematic drawing of micro-controller type circuits. They usually have a multitude of parallel running busses and connections. All the integrated circuit blocks were drawn as long narrow rectangular boxes next to one another. Each connection, or net, between the various ICs, was then drawn as a separate horizontal line through all the blocks. Connections made to a specific pin of a block were shown as semicircles, placed on the crossing between the lines and the block border. The correct pin numbers were also placed next to the semi-circles. The next net was placed below the first, so that each horizontal line represents one net. This circuit diagram can then be used with great ease to directly draw up a netlist for the PC board layout by hand.

In this type of layout, it is also much easier to follow the connection path through to the various ICs than in conventional schematic drawings. Connecting lines on these drawings have numerous 90° bends and cross-overs to other connections. Again by using the "ACAD" drawing package, modifications and the shifting the various connections around for the clearest and most logic drawing layout, were made very easy. The final schematic drawing of the external hardware, using this technique, is included in the appendix.

The attempt to reduce the total current dissipation of the prototype board proved to be very valuable exercise and had a profound influence on the design and approach to any other projects since: "To aim for the minimum possible current dissipation without any loss of performance, right from the initial planning and design stages of a project!"

14. Conclusions and Recommendations
Similar innovations were made on the software side:

The development of the Broad Based or Operating Diagrams and the Single Line Flow Diagrams from the conventional flow diagram standards, were so useful in clarifying the flow of a program, that it has since been used in quite a few consequent projects. It was also imported into a few formal courses in the programming of micro-controllers. By using the computer package "ACAD", all the flow diagram design work was done on the computer screen, which made changes and modifications easy and allowed neat printouts to be made to base the rest of the development on.

Due to the stack limitations set by the objectives, careful track had to be kept on the stack depth when using subroutines within other subroutines. It was also important to know what preset values were required when entering a subroutine and what outputs would result when returning. Equally important were which registers and variables would be corrupted when a specific subroutine was executed. These requirements forced the development of the good habit: "To include a summary at the beginning of each subroutine, stating the name, a short description of what is done, the input requirements, and also what output will result and where it could be found. It also states which registers will receive new data that would corrupt old values, which other subroutines would be called from within the subroutine, and the stack depth used". Some subroutines even have various possible stack depths, depending on which options were chosen from within the subroutine.

14. Conclusions and Recommendations
To be able to predict the placement of Assembler and "Franklin C-Compiler" modules by the L51 Linker program, a vast number of test modules were written in both source languages. These modules were assembled and compiled, and tested in various combinations with various placement directives, to find which gave the best and most consistent results. The suggestions for writing user programs were all based on these results. At the same time, a fair amount of knowledge was accumulated about the use and general compilation process of a C-compiler and the L51 Linker program.

In general, the use of all the various existing computer packages for various aspects of the project, was in itself a valuable experience. A brief summary of all the packages used and their various applications, follows:

* **PCTYPE.EXE**: A word processing package, used for writing the source files for the Operating System, the Seeding Driver, and various test files. Further, it was used for the inspection of computer generated error files, listing files and Hex files, and the preparation of symbol files for the simulator program. Finally, it was used to compile the draft copy of the documentation.

* **WS1.EXE**: The WordPerfect word processing package for the preparation of the final documentation.

* **ASM51.EXE**: The Assembler program, used for assembling the Operating System and the various assembler test files.
* AVSIM.EXE: The 8051 Simulator, used to test and debug the logic and flow of the Operating System and test program modules.

* L51.EXE: The Relocator-Linker program, used to convert and link together relocatable object files of assembler modules and modules written in C into absolute object files.

* C51.EXE: The Franklin C-Compiler for Micro-Controllers, for compiling and investigating the placement of main programs and interrupt subroutines, written in C.

* BC.EXE: Borland C++ Compiler for writing and compiling the seeding driver program, SEED.EXE.

* DRAFT.EXE: The ORCAD schematic capture package for drawing the LCA design entry circuits for the general decoding and support of the microcontroller, as well as the Seeding Shift Register and the Address Counter.

* PLOTALL.EXE: The ORCAD plot driver program to convert the schematic drawings of ORCAD to DXF files, for loading into the drawing package ACAD to generate neat and proper printouts.

* Xilinx Package: A set of approximately 10 programs used to test, convert, map, place, route and check the internal configuration of the LCA, and to produce the final bitstream Hex files, ready for loading into the LCA.
PCB.EXE: The TANGO PCB layout for the design and testing of the netlist integrity and Design Rule Check (minimum spacing), of the external circuit diagram of the board, as well as to generate Gerber Photoplot and NC Drill files for production.

ACAD.EXE: A general purpose drawing package, for the drawing of the Operating and Flow Diagrams of the Operating System, the drawing of the external schematic diagram of the board, the printout of the ORCAD schematic diagrams, and the preparation of the sketches and drawings for the documentation. The drawings were converted and stored in the DXF format for transfer to the WordPerfect package.

GRAPHCNV.EXE: Conversion program for a DXF format drawing to the WPG format, required by the WordPerfect package.

ASEASY.EXE: A spreadsheet package, for the simulation and testing of the decoding circuits of the LCA and the generation and testing of the final PCB netlist, with the aid of macros.

HG.EXE: Harvard Graphics for the generation of the sketches and drawing of the notes for the micro-controller course.

Without the aid of the computer and applicable CAD packages, an engineering project like this would probably be very difficult or impossible to execute effectively!
15. Future Modifications and Extensions

Throughout the building, testing and application of the final production board, a few items were noted which should be modified in future circuits. They are as follows:

The auto-off routine and hardware circuits worked well, as long as the battery voltage was sufficient and no undue short circuits were placed on the supply. This can easily happen when an IBM prototype card or other circuit is plugged into the board. It sometimes happens that the configuration data in the Code RAM gets corrupted and causes the LCA to not configure properly. It will then stay in the configuration mode. If the seeding cable and a PC are handy, it will be simple to re-seed the board and continue. If not, however, there is not an easy way to switch the power to the board off, except to remove and disconnect the battery. It is recommended to place two connections on the board that are accessible through the side openings. One can then, for example, use a coin to short out two pins to switch the power off manually.

If the View Angle Adjust potentiometer is moved slightly away on the PCB layout from under the display, it would be possible to place the potentiometer on the Display Module side of the board. The adjustment shaft can then be extended out through the face plate. This will make the adjustment of the view angle much easier.

The jumper and track cutting modifications to the address lines A12 and A14 should be build into the PCB layout of the board. It may require a new pin.
allocation of the general I/O pins of the LCA, and another "place and route" run for the LCA. The additional micro-controller Reset pull-down resistor should also be incorporated into the PCB layout.

If it is possible, another circuit configuration for the software controlled power off circuits should be designed. The supply break should not be made in the line between the circuit ground and the battery or the external supply ground. They should be connected permanently. A common ground line would be a great advantage for experimental circuits that require more current than the onboard regulator can supply, and that uses the external supply directly though its own regulating circuits.

The spacing of the jumper connections should be such that adjacent jumpers can be mounted using a single jumper strip, with only the pin between the two jumpers removed or cut off. To mount and line up one longer strip only, is much easier than two short strips next to each other.

The seeding and RS232 serial download cables are never used together. They could be made into a single cable with two different sets of plugs and sockets at the ends.

An attempt was made to use the board as an in-circuit emulator for another microcontroller system. This was done by extending the pins of the micro-controller through the edge connector and a multi-core cable to a 40-pin IC plug. The 40-pin plug was plugged into the IC socket of the micro-controller of the other board to emulate its micro-controller and take over the control of the hardware. The
emulator system will then have the advantage of direct downloading of modified programs from the PC, and being able to Single Step or use Breakpoints to test and debug the hardware and software of the other board. The PSEN and oscillator connections to the user board were disabled and the Interrupt 0 pin from the user board was re-routed to the IRQ pin of the system through the multi-core cable.

These emulator experiments were only partially successful on the specific system tested. It was possible to access and test the memory and I/O circuits of the user board without any problems. The Single Step and Execute running modes did not work very successfully. It could have been more the result of the complexity of the tested system itself. The system was a burglar alarm that would be battery powered if a power mains break was detected. Special emphasis was therefore placed on power conservation, and the system was placed in the Power Down or Idle modes for most of the time. It was only "woken up" by a hardware reset or interrupt request when required. The routing of the critical Reset and Interrupt 0 request lines through the LCA was probably the cause of the problems.

Further tests to use the board as an in-circuit emulator on simpler application circuits may prove more successful.
16. Other Project Developments as a Direct Result of this Project

As the direct result of the background knowledge acquired in the execution of this project in the basic requirements of a minimum micro-controller system, some other micro-controller projects were developed. The first two projects described below, led up to two distinct and very successful student training systems: One was a simpler 8051 system, and the other for the PIC16C84 micro-controller.

16.1. A Simple EPROM Emulator

The external data RAM and the smart socket of this Training board were used to emulate an EPROM for another system. This was done in an effort to steer clear of the time-consuming process of having to erase and program EPROMs. The user program was loaded into the Code RAM of the Training board through the RS232 link, then "Block Moved" into the External Data RAM. The RAM, together with its smart socket, was then removed and simply plugged into the EPROM socket of the user board. This system works very well as an EPROM emulator.

16.2. A Simple 8051 Emulator

Soon the plugging and unplugging of the EPROM Emulator above, also became labourious and another solution was sought. If the RAM IC, the micro-controller and an address latch were placed on a separate board and the micro-controller pins extended underneath the board, it can be used as an in-circuit emulator. All that
was still required was to find some easy way to load the RAM directly from the PC, independent of the Training Board. This board can then be plugged into and left in the micro-controller IC socket of the user board. It will act as an in-circuit emulator with an easy re-programmable "piggy-back" RAM for the Code memory.

The final system required one more address latch for the high address byte and an octal latch to load the RAM directly through the parallel printer port of the PC. This system did not require an existing Operating System on the board that would receive and store the data. A logic voltage level converter, such as one would require if the RS232 serial port were used, was not required. Data from the PC will be downloaded directly to the board in a nibble format. The nibble format consists of four parallel data and four control lines.

The system operated as follows: The high nibble of the high address byte would be loaded into four registers of the 8-bit D-flip-flop with a clock control signal. Then the low nibble would be loaded into the same four flip-flop registers, while the high nibble is parallel shifted to the other four registers. The outputs of the octal D-flip-flop would then contain the whole high address byte. The high address is then stored in the high address latch through one of the control lines. The outputs of the high address latch are directly connected to the high address pins of the RAM. The low address byte would be loaded in a similar two-part operation and latched into the low address latch. The low address latch outputs are connected to the low address lines of the RAM. Finally, the data byte will be loaded into the D-flip-flop, of which the outputs are also connected to the data pins of the RAM. The fourth control line will write this data into the RAM.

16. Other Project Developments as a Direct Result of this Project
During the loading process, the micro-controller is placed in the ONCE or "On Circuit Emulation" Mode, where all activity on the controller is suspended. Once loaded, the cable to the PC can be removed, the high address latch and D-flip-flop disabled, and the micro-controller taken out of the ONCE mode to run the program. The smart socket became superfluous because it was not necessary to remove the RAM from the constant supply of the board. Forty DIL pins out on the underside of the board can be extended to plug directly into the micro-controller socket of a user board.

16.3. A Simpler 8051 Training Board for First Time Students

Eight LEDs for outputs, and four push-buttons for inputs were added to the above board to make it a very good training tool for first time micro-controller students. The ease of programming and portability of the system, and the low cost of the components placed it within the limited budget of a student. Each can construct his own board to take home to practice at will. A small conversion program converted a standard Hex file into a so-called "Nibble" file, which could be downloaded through the parallel printer port using the standard DOS COPY command. No additional plug-in cards or sophisticated programming software was required from the driving PC. That made the programming system portable to any PC with a parallel printer port. The board could initially be used as is, to teach the operation of the micro-controller and simple programming techniques. It was also possible to add external hardware to the board though extension connectors. The extension pins out on the underside of the board, allowed the board to be used as an in-circuit emulation of the micro-controller of another system as well.
As a basic training board for first time micro-controller students, and as an 8051 Emulator, this circuit worked most successfully.

16.4. The PIC Development System

As a direct descendant of the Simplified 8051 Training Board, a similar system was developed for the PIC family of micro-controllers. The PIC16C84 was chosen as the template for learning about all the other members of the PIC family, because it was the only micro-controller with easy programmable EEPROM code memory. The rest uses EPROM memory only. The code memory is internal to the controller and no external memory or address latches were required. It resulted in a much smaller and simpler board. The mid-range of PIC micro-controllers can be programmed by two serial lines while still plugged into the applications circuit.

A small programmer was developed which plugs into the board and is driven from a PC through the parallel printer port. The 12.5 volt programming voltage required, was derived from a converter on the Programmer Board. It draws its supply directly from the 5 volt of the Basic Board. The programmer was kept on a separate board so that it could also be used to program PIC controllers in other circuits.

Again the portability to any PC with a printer port, and the simplicity and ease of re-programming were maintained, which was indeed also one of the main objectives of the original "parent" project.
17. Bibliography


Xilinx, Inc., San Jose, California, 95124.


17. Bibliography
# Table of Contents to the Appendices

| A: The Complete External Board Schematic Diagram | 271 |
| B: The Complete DECODER Schematic Diagram | 272 |
| C: The Complete SHIFT REGISTER Schematic Diagram | 273 |
| D: Numbers and Functions of the Extension Edge Connector Pins | 274 |
| E: Memory Map Allocations and Bulk Storage Addresses | 227 |
| F: The Pinouts and Functions of the XC2064 PLCC68 LCA Package | 280 |
| G: The Seeding Serial Data Download Cable | 283 |
| H: Listing of the Seeding Driver Program: SEED.EXE | 284 |
| I: Useful Subroutines Already Existing in the Operating System | 291 |
| Wait for a Programmable Period Subroutine | 292 |
| Reset and Clear the LCD Display Module | 292 |
| Display a 16-Character Message on the Display Module | 293 |
| Wait for and Decode a Key from the Keyboard | 293 |
| Select BAUD Rate Subroutine | 294 |
| Binary Nibble to ASCII Conversion | 294 |
| ASCII to Binary Conversion | 295 |
| J: The LCD Display Module and Control Commands | 296 |
| K: The Binary and Hex Format Files | 305 |
| L: Component List for the Training Board | 308 |
| M: Component Overlay and Connections | 312 |
| N: Micro-Controller Board Netlist | 313 |
| O: Costing and Suppliers of the Components of the Board | 318 |
Appendix A: Complete External Schematic Circuit Diagram
Appendix B: The Complete DECODER Schematic Diagram
Appendix C: The Complete SHIFT REGISTER Schematic Diagram
Appendix D: Numbers and Functions of the Extension Edge Connector Pins

The extension edge connector is the size of a standard IBM motherboard bus extension edge connector, and blank IBM prototype circuit cards can be used to add circuitry to the Training board. The pin numbers run from A1 to A31 from the bottom to the top on the side that faces the user, and B1 to B31 are on the underside. All the pins of the microcontroller are directly connected to the pins of the extension socket, plus a few that may be useful for external circuits.

**Top Side: (Facing a user)**

<table>
<thead>
<tr>
<th>Pin</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1</td>
<td>GND</td>
<td>Circuit Ground (NB: Not the battery ground!)</td>
</tr>
<tr>
<td>A2</td>
<td>Vcc</td>
<td>+5 V circuit positive (NB: Not the battery positive!)</td>
</tr>
<tr>
<td>A3</td>
<td>CS0</td>
<td>External Chip Select 0. Addresses F400 to F4FF. (256 bytes. Further decoding can be done with addresses A0 to A7, RD, and WR)</td>
</tr>
<tr>
<td>A4</td>
<td>CS1</td>
<td>External Chip Select 1. Addresses F500 to F5FF.</td>
</tr>
<tr>
<td>A5</td>
<td>IRQ</td>
<td>User External Interrupt 0, in place of Port 3.2. A high to low transition on this pin will latch an interrupt to P3.2. The latch must be reset by a write instruction to the LCA control register.</td>
</tr>
<tr>
<td>A6</td>
<td>OSC</td>
<td>Oscillator output from Pin 19 of the micro-controller</td>
</tr>
<tr>
<td>A7</td>
<td>RD</td>
<td>Read control from Port 3.7</td>
</tr>
<tr>
<td>Pin</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>-----</td>
<td>------</td>
<td>-------------</td>
</tr>
<tr>
<td>A8</td>
<td>WR</td>
<td>Write control from Port 3.6</td>
</tr>
<tr>
<td>A9</td>
<td>T1</td>
<td>Timer 1 external counter input to Port 3.5</td>
</tr>
<tr>
<td>A10</td>
<td>T0</td>
<td>Timer 0 external counter input to Port 3.4</td>
</tr>
<tr>
<td>A11</td>
<td>IN1</td>
<td>External Interrupt 1 to Port 3.3</td>
</tr>
<tr>
<td>A12</td>
<td>IN0</td>
<td>External Interrupt 0 to Port 3.2, used for a key or IRQ interrupt generation.</td>
</tr>
<tr>
<td>A13</td>
<td>TX</td>
<td>Serial Transmit from Port 3.1</td>
</tr>
<tr>
<td>A14</td>
<td>RX</td>
<td>Serial Receive to Port 3.0</td>
</tr>
<tr>
<td>A15</td>
<td>URS</td>
<td>Micro-Controller Reset to pin 9</td>
</tr>
<tr>
<td>A16</td>
<td>P17</td>
<td>To/from Port 1.7</td>
</tr>
<tr>
<td>A17</td>
<td>P16</td>
<td>To/from Port 1.6</td>
</tr>
<tr>
<td>A18</td>
<td>P15</td>
<td>To/from Port 1.5</td>
</tr>
<tr>
<td>A19</td>
<td>P14</td>
<td>To/from Port 1.4</td>
</tr>
<tr>
<td>A20</td>
<td>P13</td>
<td>To/from Port 1.3</td>
</tr>
<tr>
<td>A21</td>
<td>P12</td>
<td>To/from Port 1.2</td>
</tr>
<tr>
<td>A22</td>
<td>P11</td>
<td>To/from Port 1.1</td>
</tr>
<tr>
<td>A23</td>
<td>P10</td>
<td>To/from Port 1.0</td>
</tr>
<tr>
<td>A24</td>
<td>A1</td>
<td>Address 1 from address latch in the LCA</td>
</tr>
<tr>
<td>A25</td>
<td>A3</td>
<td>Address 3 from address latch in the LCA</td>
</tr>
<tr>
<td>A26</td>
<td>A5</td>
<td>Address 5 from address latch in the LCA</td>
</tr>
<tr>
<td>A27</td>
<td>A7</td>
<td>Address 7 from address latch in the LCA</td>
</tr>
<tr>
<td>A28</td>
<td>ON</td>
<td>External ON control. (Connect to BT- to switch on)</td>
</tr>
<tr>
<td>A29</td>
<td>BT+</td>
<td>Unregulated positive supply to the extension card</td>
</tr>
<tr>
<td>Pin</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>-----</td>
<td>------</td>
<td>-------------</td>
</tr>
<tr>
<td>A30</td>
<td>Vcc</td>
<td>+5V circuit positive</td>
</tr>
<tr>
<td>A31</td>
<td>GND</td>
<td>Circuit Ground</td>
</tr>
</tbody>
</table>

**Under Side: (Away from the user)**

<table>
<thead>
<tr>
<th>B1</th>
<th>GND</th>
<th>Circuit Ground</th>
</tr>
</thead>
<tbody>
<tr>
<td>B2</td>
<td>Vcc</td>
<td>+5V circuit positive</td>
</tr>
<tr>
<td>B3</td>
<td>A12</td>
<td>Address 12 to the LCA for interrupt vector swapping</td>
</tr>
<tr>
<td>B4</td>
<td>A14</td>
<td>Address 14 to the LCA for interrupt vector swapping</td>
</tr>
<tr>
<td>B5</td>
<td>A8</td>
<td>Address 8 from Port 2.0</td>
</tr>
<tr>
<td>B6</td>
<td>A9</td>
<td>Address 9 from Port 2.1</td>
</tr>
<tr>
<td>B7</td>
<td>A10</td>
<td>Address 10 from Port 2.2</td>
</tr>
<tr>
<td>B8</td>
<td>A11</td>
<td>Address 11 from Port 2.3</td>
</tr>
<tr>
<td>B9</td>
<td>A12</td>
<td>Address 12 from Port 2.4 to the edge connector only</td>
</tr>
<tr>
<td>B10</td>
<td>A13</td>
<td>Address 13 from Port 2.5</td>
</tr>
<tr>
<td>B11</td>
<td>A14</td>
<td>Address 14 from Port 2.6 to the edge connector only</td>
</tr>
<tr>
<td>B12</td>
<td>A15</td>
<td>Address 15 from Port 2.7</td>
</tr>
<tr>
<td>B13</td>
<td>PSEN</td>
<td>Program Segment Enable from micro-controller pin 29</td>
</tr>
<tr>
<td>B14</td>
<td>ALE</td>
<td>Address Latch Enable from micro-controller pin 30</td>
</tr>
<tr>
<td>B15</td>
<td>EA</td>
<td>External Code Enable to micro-controller pin 31</td>
</tr>
<tr>
<td>B16</td>
<td>D7</td>
<td>Address/Data 7 from Port 0.7</td>
</tr>
<tr>
<td>B17</td>
<td>D6</td>
<td>Address/Data 6 from Port 0.6</td>
</tr>
<tr>
<td>B18</td>
<td>D5</td>
<td>Address/Data 5 from Port 0.5</td>
</tr>
<tr>
<td>B19</td>
<td>D4</td>
<td>Address/Data 4 from Port 0.4</td>
</tr>
<tr>
<td>Pin</td>
<td>Name</td>
<td>Description</td>
</tr>
<tr>
<td>-----</td>
<td>------</td>
<td>-------------</td>
</tr>
<tr>
<td>B20</td>
<td>D3</td>
<td>Address/Data 3 from Port 0.3</td>
</tr>
<tr>
<td>B21</td>
<td>D2</td>
<td>Address/Data 2 from Port 0.2</td>
</tr>
<tr>
<td>B22</td>
<td>D1</td>
<td>Address/Data 1 from Port 0.1</td>
</tr>
<tr>
<td>B23</td>
<td>D0</td>
<td>Address/Data 0 from Port 0.0</td>
</tr>
<tr>
<td>B24</td>
<td>A0</td>
<td>Address 0 from address latch in the LCA</td>
</tr>
<tr>
<td>B25</td>
<td>A2</td>
<td>Address 2 from address latch in the LCA</td>
</tr>
<tr>
<td>B26</td>
<td>A4</td>
<td>Address 4 from address latch in the LCA</td>
</tr>
<tr>
<td>B27</td>
<td>A6</td>
<td>Address 6 from address latch in the LCA</td>
</tr>
<tr>
<td>B28</td>
<td>OFF</td>
<td>OFF control from LCA (Goes positive to switch off)</td>
</tr>
<tr>
<td>B29</td>
<td>BT-</td>
<td>To Negative Battery Terminal (NB: Not Circuit Ground)</td>
</tr>
<tr>
<td>B30</td>
<td>Vcc</td>
<td>+5V circuit positive</td>
</tr>
<tr>
<td>B31</td>
<td>GND</td>
<td>Circuit Ground</td>
</tr>
</tbody>
</table>

Appendices
Appendix E: Memory Map Allocations and Bulk Storage Addresses

The 64K Byte Code Memory Map: (Read Access through PSEN)

0000 - 4FFFh  Available for User Programs (20K bytes)
5000 - 6FFFh  Operating System (8K bytes)
7000 - 7FFFh  Not available as code (4K bytes): System Variables, I/O Mapping and
              LCA Configuration.
8000 - FFFFh  Code Addresses do not exist.

The 64K Byte External Data Memory Map: (Access Using RD & WR)

0000 - 7FFFh  External Data - available to the user.
8000 - CFFFh  User Programs (20K bytes) - mirror image of Code
D000 - EFFFh  Operating System (8K bytes) - write protected
F000 - F2FFh  System Variables, Internal Data and SFR store
F300 - F3FFh  As 1 WRITE byte to the Control Register, CREG, in the LCA,
              overlaid by a READ/WRITE memory byte to enable the reading of
              the current settings.
F400 - F4FFh  External Chip Select, CS0 (256 bytes)
F500 - F5FFh  External Chip Select, CS1 (256 bytes)
F600h        Display Module Command Instruction WRITE address
F601h        Display Module Data WRITE address
F602h        Display Module Status READ address
F603h        Display Module Data READ address
F604 - F6FFh  Display Module mirror image addresses
F700 - F7FFh  I READ byte for the Keyboard and the Running Mode Switches.
F800 - FFFFh  LCA Configuration (2K bytes) - write protected

System Variable and Bulk Storage Address Locations

<table>
<thead>
<tr>
<th>Normal System Variables</th>
<th>Bulk Storage:</th>
</tr>
</thead>
<tbody>
<tr>
<td>F000 to F03F</td>
<td>Break Point Table</td>
</tr>
<tr>
<td>F040 to F041</td>
<td>Table End (0000H)</td>
</tr>
<tr>
<td></td>
<td>F080 to F0BF (64 bytes)</td>
</tr>
<tr>
<td></td>
<td>F0C0 to F0C1 (2 bytes)</td>
</tr>
</tbody>
</table>

Pre-Interrupt Storage:

<table>
<thead>
<tr>
<th>System Variable Storage:</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>F042 to F043</td>
<td>Program Counter</td>
</tr>
<tr>
<td>F044</td>
<td>Acc</td>
</tr>
<tr>
<td>F045</td>
<td>PSW</td>
</tr>
<tr>
<td>F046</td>
<td>DPL</td>
</tr>
<tr>
<td>F047</td>
<td>DPH</td>
</tr>
<tr>
<td>F048</td>
<td>B</td>
</tr>
<tr>
<td>F049</td>
<td>SP</td>
</tr>
<tr>
<td>F04A</td>
<td>IE</td>
</tr>
<tr>
<td>F04B</td>
<td>IT</td>
</tr>
<tr>
<td>F04C</td>
<td>TMOD</td>
</tr>
<tr>
<td>F04D</td>
<td>TCON</td>
</tr>
<tr>
<td>F04E</td>
<td>TL0</td>
</tr>
<tr>
<td>F04F</td>
<td>TH0</td>
</tr>
<tr>
<td>F050</td>
<td>TL1</td>
</tr>
<tr>
<td>F051</td>
<td>TH1</td>
</tr>
<tr>
<td></td>
<td>F0C2 to F0C3 (2 bytes)</td>
</tr>
<tr>
<td></td>
<td>F0C4</td>
</tr>
<tr>
<td></td>
<td>F0C5</td>
</tr>
<tr>
<td></td>
<td>F0C6</td>
</tr>
<tr>
<td></td>
<td>F0C7</td>
</tr>
<tr>
<td></td>
<td>F0C8</td>
</tr>
<tr>
<td></td>
<td>F0C9</td>
</tr>
<tr>
<td></td>
<td>F0CA</td>
</tr>
<tr>
<td></td>
<td>F0CB</td>
</tr>
<tr>
<td></td>
<td>F0CC</td>
</tr>
<tr>
<td></td>
<td>F0CD</td>
</tr>
<tr>
<td></td>
<td>F0CE</td>
</tr>
<tr>
<td></td>
<td>F0CF</td>
</tr>
<tr>
<td></td>
<td>F0D0</td>
</tr>
<tr>
<td></td>
<td>F0D1</td>
</tr>
</tbody>
</table>
F052 to F069  Internal Data  F0D2 to F0E9 (24 bytes)
F06A  Cursor position  F0EA
F06B to F07A  Displayed Characters  F0EB to F0FA (16 bytes)
F07B to F07F (Not used)  F0FB to F0FF (5 bytes)

Other SFR Registers (Not stored as Pre-Interrupt values):

Port 0  F100
Port 1  F101
Port 2  F102
Port 3  F103
PCON  F104
SCON  F105
T2CON [80C32]  F106
RCAP2L [80C32]  F107
RCAP2H [80C32]  F108
TL2  [80C32]  F109
TH2  [80C32]  F10A
Future use  F10B to F117 (28 bytes)
Internal Data  F118 to F1FF (top 231 bytes)

The current lower 24 bytes are not stored, because they will be corrupted by the Operating System and the stack operations during the Internal data and System Variable storage and retrieval operations of Modes 3 and 4. The contents of these 24 bytes for a User Program are stored together with the Pre-Interrupt register values.

Appendices  page 279
## Appendix F: The Pinouts and Functions of the XC2064 PLCC68 LCA Package

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
<td>Ground</td>
<td>-</td>
<td>Ground</td>
<td>Ground</td>
</tr>
<tr>
<td>2</td>
<td>A13</td>
<td>Address 13</td>
<td>I</td>
<td>A13 (O)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>3</td>
<td>A6</td>
<td>Address 6</td>
<td>O</td>
<td>A6 (O)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>4</td>
<td>A12O</td>
<td>Address 12</td>
<td>O</td>
<td>A12 (O)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>5</td>
<td>A7</td>
<td>Address 7</td>
<td>O</td>
<td>A7 (O)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>6</td>
<td>A11</td>
<td>Address 11</td>
<td>I</td>
<td>A11 (O)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>7</td>
<td>A8</td>
<td>Address 8</td>
<td>I</td>
<td>A8 (O)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>8</td>
<td>A10</td>
<td>Address 10</td>
<td>I</td>
<td>A10 (O)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>9</td>
<td>A9</td>
<td>Address 9</td>
<td>I</td>
<td>A9 (O)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>10</td>
<td>PWDN</td>
<td>Power Down</td>
<td>I</td>
<td>Power Down (I)</td>
<td>Power Down (I)</td>
</tr>
<tr>
<td>11</td>
<td>OFF</td>
<td>Off Control</td>
<td>O</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>12</td>
<td>WR</td>
<td>Write</td>
<td>I</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>13</td>
<td>PSEN</td>
<td>Code Read</td>
<td>I</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>14</td>
<td>ALE</td>
<td>Address Enable</td>
<td>I</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>15</td>
<td>IN0</td>
<td>Interrupt 0</td>
<td>O</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>16</td>
<td>IN1</td>
<td>(not used)</td>
<td>-</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>17</td>
<td>RD</td>
<td>XData Read</td>
<td>I</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>18</td>
<td>Vcc</td>
<td>+5 volt</td>
<td>-</td>
<td>+5 volt</td>
<td>+5 volt</td>
</tr>
<tr>
<td>19</td>
<td>A14</td>
<td>Address 14</td>
<td>I</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>20</td>
<td>A12</td>
<td>Address 12</td>
<td>I</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>21</td>
<td>IRQ</td>
<td>User Interrupt</td>
<td>I</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>22</td>
<td>CS1</td>
<td>Chip Select 1</td>
<td>O</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td></td>
<td>Description</td>
<td>Type</td>
<td>Mode</td>
<td>Mode</td>
<td></td>
</tr>
<tr>
<td>---</td>
<td>---------------------</td>
<td>------</td>
<td>------</td>
<td>------</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>Chip Select 0</td>
<td>O</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>SCLK (not used)</td>
<td>I</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt; (Ser.Clk)</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>M1 (not used)</td>
<td>I</td>
<td>M1 = 1 (I)</td>
<td>M1 = 1 (I)</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>M0 (not used)</td>
<td>I</td>
<td>M0 = 0 (I)</td>
<td>M0 = 1 (I)</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>M2 (not used)</td>
<td>I</td>
<td>M2 = 1 (I)</td>
<td>M2 = 1 (I)</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>URS 80C31 Reset</td>
<td>O</td>
<td>HDC (O)</td>
<td>HDC (O)</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>SS SS Switch</td>
<td>I</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt; (Reset)</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>Code RAM Ena</td>
<td>O</td>
<td>LDC (O)</td>
<td>LDC (O)</td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>BP BP Switch</td>
<td>I</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt; (Up/Down)</td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>Keybrd Out 4</td>
<td>O</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
<td></td>
</tr>
<tr>
<td>33</td>
<td>Keybrd Out 5</td>
<td>O</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
<td></td>
</tr>
<tr>
<td>34</td>
<td>Keybrd Out 6</td>
<td>O</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
<td></td>
</tr>
<tr>
<td>35</td>
<td>Ground</td>
<td>-</td>
<td>Ground</td>
<td>Ground</td>
<td></td>
</tr>
<tr>
<td>36</td>
<td>Keybrd Out 7</td>
<td>O</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
<td></td>
</tr>
<tr>
<td>37</td>
<td>Keybrd In 0</td>
<td>I</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
<td></td>
</tr>
<tr>
<td>38</td>
<td>Keybrd In 1</td>
<td>I</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
<td></td>
</tr>
<tr>
<td>39</td>
<td>Keybrd In 2</td>
<td>I</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
<td></td>
</tr>
<tr>
<td>40</td>
<td>Keybrd In 3</td>
<td>I</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
<td></td>
</tr>
<tr>
<td>41</td>
<td>Data 7</td>
<td>I/O</td>
<td>D7 (I)</td>
<td>&lt;High&gt;</td>
<td></td>
</tr>
<tr>
<td>42</td>
<td>Data 6</td>
<td>I/O</td>
<td>D6 (I)</td>
<td>&lt;High&gt;</td>
<td></td>
</tr>
<tr>
<td>43</td>
<td>Oscillator 2</td>
<td>I</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
<td></td>
</tr>
<tr>
<td>44</td>
<td>LCA Reset</td>
<td>I</td>
<td>Reset (I)</td>
<td>Reset (I)</td>
<td></td>
</tr>
<tr>
<td>45</td>
<td>Program</td>
<td>I</td>
<td>Done (O)</td>
<td>Done (O)</td>
<td></td>
</tr>
<tr>
<td>46</td>
<td>Oscillator 1</td>
<td>I</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td></td>
</tr>
<tr>
<td>47</td>
<td>ENA</td>
<td>ENA Display</td>
<td>O</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>48</td>
<td>D5</td>
<td>Data 5</td>
<td>I/O</td>
<td>D5 (I)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>49</td>
<td>DRM</td>
<td>Data RAM Ena</td>
<td>O</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>50</td>
<td>D4</td>
<td>Data 4</td>
<td>I/O</td>
<td>D4 (I)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>51</td>
<td>D3</td>
<td>Data 3</td>
<td>I/O</td>
<td>D3 (I)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>52</td>
<td>Vcc</td>
<td>+5 volt</td>
<td>-</td>
<td>+5 volt</td>
<td>+5 volt</td>
</tr>
<tr>
<td>53</td>
<td>KOP0</td>
<td>Keybrd Out 0</td>
<td>O</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>54</td>
<td>D2</td>
<td>Data 2</td>
<td>I/O</td>
<td>D2 (I)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>55</td>
<td>KOP1</td>
<td>Keybrd Out 1</td>
<td>O</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>56</td>
<td>D1</td>
<td>Data 1</td>
<td>I/O</td>
<td>D1 (I)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>57</td>
<td>KOP2</td>
<td>Keybrd Out 2</td>
<td>O</td>
<td>&lt;High&gt;</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>58</td>
<td>D0</td>
<td>Data 0</td>
<td>I/O</td>
<td>D0 (I)</td>
<td>DIN (I)</td>
</tr>
<tr>
<td>59</td>
<td>KOP3</td>
<td>Keybrd Out 3</td>
<td>O</td>
<td>(DOUT)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>60</td>
<td>CCLK</td>
<td>(not used)</td>
<td>I</td>
<td>(CCLK)</td>
<td>CCLK (I)</td>
</tr>
<tr>
<td>61</td>
<td>A0</td>
<td>Address 0</td>
<td>O</td>
<td>A0 (O)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>62</td>
<td>A1</td>
<td>Address 1</td>
<td>O</td>
<td>A1 (O)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>63</td>
<td>A2</td>
<td>Address 2</td>
<td>O</td>
<td>A2 (O)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>64</td>
<td>A3</td>
<td>Address 3</td>
<td>O</td>
<td>A3 (O)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>65</td>
<td>A15</td>
<td>Address 15</td>
<td>I</td>
<td>(A15 (O))</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>66</td>
<td>A4</td>
<td>Address 4</td>
<td>O</td>
<td>A4 (O)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>67</td>
<td>A14O</td>
<td>Address 14</td>
<td>O</td>
<td>A14 (O)</td>
<td>&lt;High&gt;</td>
</tr>
<tr>
<td>68</td>
<td>A5</td>
<td>Address 5</td>
<td>O</td>
<td>A5 (O)</td>
<td>&lt;High&gt;</td>
</tr>
</tbody>
</table>

I = Input, O = Output, <High> = High Impedance (weak pull-up)

Appendices

Page 282
Appendix G: The Seeding Serial Data Download Cable

(On the PC Side)  
25-Pin D-Connector (Male)  

<table>
<thead>
<tr>
<th>Name</th>
<th>Pin</th>
</tr>
</thead>
<tbody>
<tr>
<td>D0</td>
<td>2</td>
</tr>
<tr>
<td>D1</td>
<td>3</td>
</tr>
<tr>
<td>Paper Out+</td>
<td>12</td>
</tr>
<tr>
<td>Gnd</td>
<td>18</td>
</tr>
<tr>
<td>Busy+</td>
<td>11</td>
</tr>
</tbody>
</table>

(On the Board Side)  
6-Pin Header (Female)  

<table>
<thead>
<tr>
<th>Pin</th>
<th>Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>Data In</td>
</tr>
<tr>
<td>x 5</td>
<td>(not used)</td>
</tr>
<tr>
<td>4</td>
<td>Clock</td>
</tr>
<tr>
<td>x 3</td>
<td>(Orientation Key)</td>
</tr>
<tr>
<td>2</td>
<td>Gnd</td>
</tr>
<tr>
<td>x 1</td>
<td>(not used)</td>
</tr>
</tbody>
</table>

---

Appendices page 283
Appendix H: Listing of the Seeding Driver Program: SEED.EXE

#include <stdio.h>
#include <stdlib.h>

writebits(char filename[13], char port[5], char hilo);

main(void)
{
    char prt,ch1,ch2;
    char port[6] = "LPTn:", filename[13];
    system("cls");
    puts("\nSerial-Parallel SEEDING Program.");
    puts("This program is used to place some intelligence on a new");
    puts("controller board with a blank or corrupted Operating System or");
    puts("configuration for the Xilinx IC, in the Code RAM.");
    puts("The Xilinx IC in the Serial Slave Model, is first configured to");
    puts("the Shift Register and an Address Counter through this program and");
    puts("the file "SHIFTREG.MCS".");
    puts("The configured Shift Register is then used to convert a clocked");
    puts("serial data train from a PC to load the Configuration data for");
    puts("the Xilinx chip for normal operation, from the file DECODER.MCS");
    puts("to the top of the Code RAM.");
    puts("Then the code of the Operating System from the file OPSYS.HEX, is");
    puts("loaded into the bottom of the Code RAM.");
    printf("\nPress ENTER to Continue...");
    getchar();
    system("cls");
    puts("The loading of the above files, or the seeding process, is done");
    puts("through the Xilinx download cable from a parallel printer port of");
puts("ta PC to the keyed 5-pin header plug on the controller board. A");
puts("made up cable from the printer port to either a 6-pin header");
puts("socket to the 8-pin DIL socket on the controller board can be");
puts("used. The specification for such a cable is in the documentation.");
puts("The seeding process is controlled by this program, in conjunction");
puts("with the slide switches on the Controller Board. The jumper on the");
puts("board's component side, marked "SEED" must be closed to initiate");
puts("seeding. Switch 1 resets the address counter when OFF, and Switch 2");
puts("controls the direction of the address counter: OFF = From the top");
puts("downwards, and when switched ON = From the bottom, upwards.");
printf("Press ENTER to Continue...");
getchar();
system("cls");
puts("Step-by-Step Seeding Procedure:
1. Connect the Controller Board to a parallel port of the PC.
2. Close the "SEED" jumper on the Controller Board.
3. Apply power to the board.
4. Press the ON/CONF button. The Red LED on the"");
puts(" Controller Board should light up.");
if((ss=fopen("shiftreg.mcs", "r") == (FILE *) NULL)
{ puts("Unable to find SHIFTREG.MCS in current directory!");
exit(0);
}
if((cs=fopen("decoder.mcs", "r") == (FILE *) NULL)
{ puts("Unable to find DECODER.MCS in current directory!");
exit(0);
}
if((os=fopen("opsys.hex", "r") == (FILE *) NULL)
Appendices page 285
{ puts("\nUnable to find OPSYS.HEX in current directory!\a"); 
   exit(0); }

fclose(ss);
fclose(cs);
fclose(os);

puts("\n5. Select the appropriate printer port of the PC: ");
puts("\n1. LPT1; 2. LPT2; 3. Quit. ");
do
{
   printf("\n(1,2,3): ");
   scanf("%c", &prt);
   if(prt==3) exit(0);
   if(prt==2) port[3]='2';
   if(prt==1) port[3]='1';
}
while (prt<1 || prt>3);

if((pr=fopen(port, "w"))!=(FILE *) NULL)
{
   printf("\nParallel Port %s may not be ready!\a", port);
   printf("\nCheck the cable and if power is available on the board. ");
}
fclose(pr); system("cls"); printf("\nPort %s is selected!");

puts("\n6. Press ENTER to start the Shift Register configuration. ");
printf("\t Or Press Q to Quit. ");

ch1=getchar();

if(ch1=='Q' || ch1=='q') exit(0);

system("cls");

printf("\nConfiguring the Xilinx to a Shift Register......");
writebits("SHIFTREG.MCS", port, 'l');
puts("\aDone! ");
puts("7. Open the "SEEm" jumper. (Done with Shift Register configuration.)");
puts("8. Set Switch 1 OFF and then ON again, to reset the internal address counter. Switch 2 stays OFF to select loading from");
puts("the top, downwards.");
puts("9. Press any key to continue loading the configuration data for")
printf("normal operation, into the top of the RAM, or Q to quit: ");
ch1 = getchar();
if(ch1 == 'Q' | ch1 == 'q') exit(0);
system("cls");
printf("Loading the configuration data to the RAM.....");
writehits("DECODER.MCS",port,'h');
puts("\aDone!");
puts("10. Set Switches 1 OFF then both 2 ON. Switch 1 is the address counter");
puts("reset. Switch 2 selects the upwards count direction.");
puts("11. Press any key to continue loading the code of the operating system into the bottom of the RAM, or Q to quit:");
ch1 = getchar();
if(ch1 == 'Q' | ch1 == 'q') exit(0);
system("cls");
printf("Loading the Operating System.....");
writehits("OPSYS.HEX",port,'h');
puts("\aDone!");
puts("12. Remove the download cable, set all switches to OFF, and press")
puts("the ON/CONF button of the Controller Board.");
puts("Now the Controller Board is Seeded and ready!");
return(0);
writebits(char filename[13], char port[5], char hilo)
{
    char ch1, ch2;
    int i,j, no_bytes, startln, endln, byte_val, bitv, parv, bt1, bt2;
    FILE *inp, *pr;
    inp=fopen(filename, "r");
    pr=fopen(port, "a");
   putc((char)255, pr); /* Set all Data bits = 1 */
    do
    {
        startln = 0;
        endln = 0;
        do
        {
            ch1 = getc(inp); /* read until ':' is found. */
            while(ch1!=':');
            ch1 = getc(inp); /* read number of bytes in this line */
            ch2 = getc(inp);
            bt1 = (int)ch1-48;
            if (bt1>9) bt1 = bt1-7;
            bt2 = (int)ch2-48;
            if (bt2>9) bt2 = bt2-7;
            no_bytes = bt1*16+bt2;
            for(i=1; i<7; i++) /* read 6 ch Address & control */
            {
                ch1 = getc(inp);
            } /* 2 = start line */
            if(ch1=='2')
                startln = 1; /* do nothing, go back to : */
            if(ch1=='1')
                endln = 1; /* 1 = end of data */
for(i=no_bytes;(i>0)&&(startIn==0)&&(endIn==0);i--)
{
    ch1=getc(inp);
    ch2=getc(inp);
    bt1=(int)ch1-48;
    if (bt1>9) bt1=bt1-7;
    bt2=(int)ch2-48;
    if (bt2>9) bt2=bt2-7;
    byte_val=bt1*16+bt2;
    for(j=1;j<9;j++)
    {
        if (hilo=='1')
            bitv=byte_val % 2;
        else
            bitv=byte_val / 128;
        parv=180+bitv; /* Clock = 0 */
        if((char)parv < '-' || (char)parv > '.') exit(0);
        putc((char)parv,pt);
        if (hilo=='1')
            byte_val=byte_val/2;
        else
            byte_val=2*(byte_val % 128);
        parv=parv+2; /* Set Clock */
        if((char)parv < '-' || (char)parv > '.') exit(0);
        putc((char)parv,pt);
    }
}
}
while(endln == 0);
putc((char)255,pr);
fclose(inp);
fclose(pr);
return(0);
}

================================
Appendix I: Useful Subroutines Already Existing in the Operating System

When a user program is run on the training board from address 0000H, the subroutines already in the Operating System, are directly available and can be used in user applications. The user only has to use a subroutine CALL to the correct address in his program. To prevent the unwanted corruption of existing data, summaries of the register usage and stack requirements, have been included on the next page, so that provision can be made by the user. The number of stack bytes includes the stack bytes required by the subroutine, and other subroutines called from within. The starting addresses of the subroutines in the Operating System are also included.

Some of these subroutines make use of other subroutines, but those CALL addresses are already contained in the code. When subroutines are used that also use interrupt subroutines, the user must include an appropriate interrupt subroutine in his program. A single RETI instruction will be sufficient as a user interrupt subroutine in all the cases.

When a user program that uses some of these routines is tested on the simulator, and error would be flagged if these routines do not exist on the simulator. One may either type out and include the routines together with the user program, or a single "RETURN" statement and a breakpoint can be placed at the appropriate address. The result of the subroutine can then be simulated by typing in the expected value into the appropriate registers of the simulator.
Wait for a Programmable Period Subroutine

Description: Goes into the Idle Mode and waits for a programmable period, form 0.2 msec up to 13.1 seconds, in steps of 0.2 msec.

Usage: Call subroutine with the loop counter in the DPTR. Calculate time as (65536 - DPTR) x 0.2 msec.

Corrupt: Timer 0, DPTR, Acc and 4 stack bytes.

Subroutines Used: Timer 0 Interrupt (RETI only).

Starting Address: C:604Dh

(Wait for 1 second: C:604Ah)

(Listing on page 225)

Reset and Clear the LCD Display Module

Description: Executes the Reset Display command, and waits a bit more than the prescribed minimum 1.64 msec.

Usage: Call subroutine.

Corrupt: Timer 0, Acc and 6 stack bytes.

Subroutines Used: Timer 0 Interrupt (RETI only).

Starting Address: C:6073h

(Listing on page 226)
Display a 16-Character Message on the Display Module

Description: Displays a user defined 16-character message on the LCD display module.

Usage: Place 16 ASCII characters as Data Bytes somewhere in the code memory, set the DPTR to this address and call the subroutine.

Corrupt: Timer 0, DPTR, Acc, B, C, 8 stack bytes.

Subroutines Used: Timer 0 Interrupt (RETI only)

Starting Address: C:607Fh

(Listing on page 226)

Wait for and Decode a Key from the Keyboard

Description: Wait in the Idle mode until a key is pressed. Decode the key and return. When entered, it will wait until a previous key has been released and the new key pressed.

Usage: Return with the key value, 00h to 1Fh in the Accumulator. The three MSBits have been masked out and cleared.

Corrupt: DPTR, Acc, B, C, EX0=1 and 7 stack bytes in SS or BP modes, or 4 stack bytes in Exe mode.

Subroutines Used: Operating System interrupt 0 in SS & BP, or User Interrupt 0 in EXE mode (RETI only).

Starting Address: C:60CBh

(Listing on page 227)
Select BAUD Rate Subroutine

**Description:** Uses the LCD to display and select a baud rate together with the arrow and the Enter keys. The Help file is available and can be called by the Help button.

**Usage:** Return with the BAUD RATE set, but not running.

**Corrupt:** Both Timers, DPTR, Acc, R4 to R7 and 13 stack bytes.

**Subroutines Used:** External Interrupt 0, Timer 0 (RETI only)

**Starting Address:** C:6185h

(Listing on page 176)

Binary Nibble to ASCII Conversion

**Description:** Converts the least significant nibble in the Accumulator to its ASCII equivalent (0h - Fh, to '0' - 'F').

**Usage:** Enter with value in Accumulator, mask out the MSNibble and exit with the ASCII value in the Accumulator.

**Corrupt:** Acc and 2 stack bytes.

**Starting Address:** C:620Ch

(Listing on page 228)
ASCII to Binary Conversion

Description: Converts and ASCII number form '0' to 'F' to its binary value.

Usage: Enter with ASCII number in Accumulator, and exit with the binary value in the Accumulator.

Corrupt: Acc and 2 stack bytes.

Starting Address: C:6218h

(Listing on page 228)

================================
Appendix J: The LCD Display Module and Control Commands

The LCD display module is controlled by its own dedicated onboard micro-controller and communication to and from the board is done through 4 or 8 data- and 3 control lines. The display module can almost be treated as a simple peripheral device, except that the prescribed reset sequence and timing requirements must be strictly adhered to. The same internal controller and software are used for similar but bigger display units, such as 20, 24, 32- and 40-characters by 1-line, or the same number of characters by 2-lines. During the initialization sequence of the display module, the internal controller must be told which type of display it is controlling.

The control lines are a "Command/Data" line, a "Read/Write" control and a positive active "Enable" control. The data lines and the two command lines must be stable before the Enable control can go positive. It must stay active for more than 450 nsec before it can be pulled low again. After a normal instruction to the display controller, a waiting period of at least 40 \( \mu \)sec must be allowed before the next instruction.

To adhere to these requirements, the display module had to be decoded at separate reading and writing addresses on the Training Board. The module is decoded to only read form, or only write to the appropriate addresses, else the outcome may be indeterminate.

- The Command Write address is: F700h
- The Data Write address is: F701h
- The Status Read address is: F702h
- The Data Read address is: F703h
In the display module, there are two sets of RAM accessible to a user, the "Display Data RAM" or DDRAM and the "Character Generator RAM" or CGRAM. The DDRAM is for the storage of the ASCII code of the displayed character, and the CGRAM is used for the bit image of eight user definable characters. The DDRAM consists of two sets of 40 characters each, of which only 8 bytes of each set is displayed on the 16-character display. The addresses that contain the left eight characters are from 80h to A7h, and the right-hand eight characters are from C0h to E7h. The reset window for the displayed characters is at the lowest addresses of each section, i.e. 80h to 87h, and C0h to C7h.

**DDRAM Organization:**

```
<table>
<thead>
<tr>
<th>40 Characters</th>
<th>40 Characters</th>
</tr>
</thead>
<tbody>
<tr>
<td>80 81 .. 86 87 88 89 .. A7</td>
<td>C0 C1 .. C6 C7 C8 C9 .. E7</td>
</tr>
<tr>
<td>Left 8 displayed chars.</td>
<td>Right 8 displayed chars.</td>
</tr>
</tbody>
</table>
```

The display windows can be shifted to cover any eight consecutive bytes in a continuous loop, i.e. 80h will follow A7h, and C0h will follow E7h. The windows of the two sections can only be shifted simultaneously. The position of the cursor determines at which address the next data byte will be placed. Initialization system commands will determine if the cursor position must increment or decrement when a character is written to the DDRAM, or that the cursor position must stay steady, and the displayed characters moves left or right past the cursor position.

Data can also be written to characters not currently displayed. They will then appear when the displayed characters are moved left or right. The two sections can only be shifted simultaneously, although the cursor is set to be in only one section.
A display reset command will clear the whole DDRAM. The ASCII number 32, a "space", will be written to all the addresses. The position of the display window will be placed over the first 8 bytes of each section, and the cursor will be placed on address 80h, the first left-hand character of the 16-character display.

With the display set to the cursor increment mode, a message can be written to the display by first placing the cursor on the address 80h by a "cursor placement" command to the command address. After the prescribed 40 μsec waiting period, the first character can be written in its standard ASCII code to the Data Write address. After the same waiting period, the next character can be written, and so on, for the first eight characters. Then the cursor must be placed on the first character of the second section, C0H, before the rest of the characters are written to the data address.

**The Character Generator RAM**

All the standard ASCII characters are stored in the character generator ROM, plus a few lesser known graphic and Japanese characters. A complete list is included at the end of this section. It is also possible to generate eight user characters on a 5 by 8-bit map in the Character Generator RAM or CGRAM. The ASCII codes 0 to 7 have been allocated to display these user defined characters. Addresses 40h to 7Fh (8 sets of 8 bytes each) have been allocated to store the byte values of the user characters. Only the five least significant bits of each byte are used.

To define a user character, the required address of the first byte of one of the user characters must first be determined by the formula: 40h + n x 8, where n is the number of the user character, and also the ASCII code ('0' to '7') by which it must be called.
The bit image of the user character must be designed on a 5 by 8 grid, as shown below: A '1' will set the appropriate pixel and a '0' will clear the pixel. The byte values of the pattern must then be determined. The cursor is placed on the first byte address calculated above (40h to 7Fh) through the Cursor Place command. After that the group of data bytes can follow. They must be written to the Data Write address of the display module. The internal cursor address of the CGRAM counter will be incremented automatically after each data write operation.

CGRAM Organization

Character 0: Address Byte Value Bit values to display '↑'

<table>
<thead>
<tr>
<th>Address</th>
<th>Byte Value</th>
<th>Bit values to display '↑'</th>
</tr>
</thead>
<tbody>
<tr>
<td>40h</td>
<td>04h</td>
<td>xxx00100</td>
</tr>
<tr>
<td>41h</td>
<td>07h</td>
<td>xxx01110</td>
</tr>
<tr>
<td>42h</td>
<td>15h</td>
<td>xxx10101</td>
</tr>
<tr>
<td>43h</td>
<td>04h</td>
<td>xxx00100</td>
</tr>
<tr>
<td>44h</td>
<td>04h</td>
<td>xxx00100</td>
</tr>
<tr>
<td>45h</td>
<td>04h</td>
<td>xxx00100</td>
</tr>
<tr>
<td>46h</td>
<td>04h</td>
<td>xxx00100</td>
</tr>
<tr>
<td>47h</td>
<td>04h</td>
<td>xxx00100</td>
</tr>
</tbody>
</table>

Character 1: Address Byte Value Bit values to display '↓'

<table>
<thead>
<tr>
<th>Address</th>
<th>Byte Value</th>
<th>Bit values to display '↓'</th>
</tr>
</thead>
<tbody>
<tr>
<td>48h</td>
<td>etc.</td>
<td>etc.</td>
</tr>
<tr>
<td>49h</td>
<td>etc.</td>
<td></td>
</tr>
<tr>
<td>...</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4Fh</td>
<td>(Last byte of character 1)</td>
<td></td>
</tr>
</tbody>
</table>
Char. 2 to 7: Address  Byte Value  Bit values to display

<table>
<thead>
<tr>
<th>Address</th>
<th>Byte Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>50h</td>
<td>etc.</td>
</tr>
<tr>
<td>51h</td>
<td>etc.</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>7Fh</td>
<td>(Last byte of character 7)</td>
</tr>
</tbody>
</table>

Whether a set of data is written to the DDRAM or the CGRAM, will depend on the address of the "last" cursor position selected. If it was between 40h and 7Fh, the CGRAM will be accessed, while if it was between 80h and A7h, or between C0h and E7h, the DDRAM will be accessed.

Reading the Current Data or an Addresses from the Display Module

It is also possible to read either the data stored in the DDRAM or the CGRAM, or the cursor address counter value of either the DDRAM or the CGRAM.

The current cursor address is read from the Status (or Address) Read address and depending on which RAM the last cursor place command was addressed to, the return data will either be that of the DDRAM or the CGRAM. The most significant bit from either address counter will contain the "Busy Flag". When it is set, it will indicate that the display module controller is still busy with internal operations and any commands or data to the module will be ignored.

Appendices  page 300
The stored data of the DDRAM or the CGRAM can also be read through the Data Read address, and the previous cursor place command will determine from which RAM and from which address the data will be returned. Reading data from either RAMs, will automatically increment the address counter for the reading of the next data byte immediately.

**Command Instructions of the LCD Display Module** (In the Hex format)

**Initial Display Type Setup Instructions:** (40 $\mu$sec execution time)

- **20** = 4 Data bits, 1 Line Display Unit, 5 x 7 Character bit map
- **24** = 4 Data bits, 1 Line Display Unit, 5 x 10 Character bit map
- **28** = 4 Data bits, 2 Line Display Unit, 5 x 7 Character bit map
- **2C** = 4 Data bits, 2 Line Display Unit, 5 x 10 Character bit map
- **30** = 8 Data bits, 1 Line Display Unit, 5 x 7 Character bit map
- **34** = 8 Data bits, 1 Line Display Unit, 5 x 10 Character bit map
- **38** = 8 Data bits, 2 Line Display Unit, 5 x 7 Character bit map (*)
- **3C** = 8 Data bits, 2 Line Display Unit, 5 x 10 Character bit map (* = Used for this device)

**Set Cursor or Display Movement from Here Onwards Commands.** (40 $\mu$s)

- **04** = Display will stay steady and Cursor position will Decrement.
- **05** = Display will move Right and Cursor position will stay steady.
- **06** = Display will stay steady and Cursor position will Increment.
- **07** = Display will move Left and Cursor position will stay steady.
System Commands (1.64 msec Execution time each)

01 = Reset display and cursor positions and clear DDRAM.

03 = Reset display and cursor positions only - no clearing.

Show Cursor and Display Commands: (40 μsec)

08 = Display OFF, Cursor OFF, Cursor character NOT blinking.

09 = Display OFF, Cursor OFF, Cursor character blinks.

0A = Display OFF, Cursor ON, Cursor character NOT blinking.

0B = Display OFF, Cursor ON, Cursor character blinks.

0C = Display ON, Cursor OFF, Cursor character NOT blinking.

0D = Display ON, Cursor OFF, Cursor character blinks.

0E = Display ON, Cursor ON, Cursor character NOT blinking.

0F = Display ON, Cursor ON, Cursor character blinks.

(When the Cursor is ON, the underscore character appears.)

Shift Cursor or Display Commands: (40 μsec)

10 = Cursor moves 1 character Left, display stays steady.

14 = Cursor moves 1 character Right, display stays steady

18 = Display moves 1 position Left, cursor stays on same character

1C = Display moves 1 position Right, cursor stays on same character

Place Cursor and Select DDRAM or CGRAM Commands: (40 μsec)

40 to 7F = Place cursor at CGRAM Addresses

80 to A7 = Place cursor at 1st window of DDRAM addresses.

C0 to E7 = Place cursor at 2nd window of DDRAM addresses.
The Display Module Initialization Sequence

1. Wait 15 milli-seconds after power up.
2. Write 38h to command address - select 8 data bit mode.
3. Wait 4.1 milli-seconds.
4. Write 38h to command address again - dummy byte in case the 4 data bit mode was active.
5. Wait 100 μ-seconds.
6. Write 38h to command address - 8 data bits, 2 line, 5 x 7 font (This Module is considered to be a 2-line device.)
7. Wait 40 μ-seconds.
8. Write 38h to command address - 8 data bits, 2-line, 5 x 7 font
9. Wait 40 μ-seconds.
10. Write 01h to command address - reset module.
11. Wait 1.64 milli-seconds - delay for reset.
12. Write 06h to command address - Cursor Increment and display steady.
13. Wait 40 μ-seconds.
14. Write 0Dh to command address - Display ON, Cursor OFF and cursor character blinks.

-------------------

../The LCD Display Module Internal Character Set.
The LCD Display Module Internal Character Set

<table>
<thead>
<tr>
<th>FONT TABLE</th>
<th>(5×11 Dots)</th>
<th>(5×8 Dots)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lower 4MB</td>
<td>Upper 4MB</td>
<td>0000 0010 0011 0100 0101 0110 0111 1010 1011 1100 1101 1110 1111</td>
</tr>
<tr>
<td>☐ ☐ ☐ ☐ ☐ 00 RAM (1) ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐</td>
<td></td>
<td></td>
</tr>
<tr>
<td>☐ ☐ ☐ ☐ ☐ ☐ (2) ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐</td>
<td></td>
<td></td>
</tr>
<tr>
<td>☐ ☐ ☐ ☐ ☐ (3) ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐</td>
<td></td>
<td></td>
</tr>
<tr>
<td>☐ ☐ ☐ ☐ ☐ ☐ (4) ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐</td>
<td></td>
<td></td>
</tr>
<tr>
<td>☐ ☐ ☐ ☐ ☐ ☐ (5) ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐</td>
<td></td>
<td></td>
</tr>
<tr>
<td>☐ ☐ ☐ ☐ ☐ ☐ (6) ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐</td>
<td></td>
<td></td>
</tr>
<tr>
<td>☐ ☐ ☐ ☐ ☐ ☐ (7) ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐</td>
<td></td>
<td></td>
</tr>
<tr>
<td>☐ ☐ ☐ ☐ ☐ ☐ (8) ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐</td>
<td></td>
<td></td>
</tr>
<tr>
<td>☐ ☐ ☐ ☐ ☐ ☐ (9) ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐</td>
<td></td>
<td></td>
</tr>
<tr>
<td>☐ ☐ ☐ ☐ ☐ ☐ (10) ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐</td>
<td></td>
<td></td>
</tr>
<tr>
<td>☐ ☐ ☐ ☐ ☐ ☐ (11) ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐</td>
<td></td>
<td></td>
</tr>
<tr>
<td>☐ ☐ ☐ ☐ ☐ ☐ (12) ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐</td>
<td></td>
<td></td>
</tr>
<tr>
<td>☐ ☐ ☐ ☐ ☐ ☐ (13) ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐</td>
<td></td>
<td></td>
</tr>
<tr>
<td>☐ ☐ ☐ ☐ ☐ ☐ (14) ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐</td>
<td></td>
<td></td>
</tr>
<tr>
<td>☐ ☐ ☐ ☐ ☐ ☐ (15) ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐</td>
<td></td>
<td></td>
</tr>
<tr>
<td>☐ ☐ ☐ ☐ ☐ ☐ (16) ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐</td>
<td></td>
<td></td>
</tr>
<tr>
<td>☐ ☐ ☐ ☐ ☐ ☐ (17) ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐</td>
<td></td>
<td></td>
</tr>
<tr>
<td>☐ ☐ ☐ ☐ ☐ ☐ (18) ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐ ☐</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*CG RAM: Character pattern area can be rewritten by program.*

Appendices page 304
Appendix K: Binary and INTEL Hex Format Files

The contents of a memory IC can be stored on disk, either in the Binary or the Hex formats:

In the Binary format, no address information is included in the file. The first byte of a Binary file starts at address zero, and each consecutive byte contains its true binary value. All undefined address spaces are filled with 00h or FFh, and the file may or may not end off with an "End of File" marker (ASCII 26d or 1Ah). The number of bytes contained in the file is defined in the directory of the disk. The file cannot successfully be inspected on a PC screen or printed out, because some values of the bytes may be unprintable characters. A surreptitious "End of File" marker, which can be a normal byte value, may cause an unexpected break.

In the INTEL Hex format, however, each program instruction or data byte value is represented as two hexadecimal digits from '0' to 'F'. Only bytes defined by the source program are included in the file. Open areas are not cleared to 00h and are not specified or included in the file.

The data bytes are grouped together in sixteen (or less) sets of two hexadecimal digits per line. It is assumed that all the bytes in one line will follow at consecutive addresses. When an open area is encountered, the previous line may end off with less than 16 data bytes, and the next line will start at the address where the next defined bytes continue.

The number of data bytes in a line, and the absolute starting address of the first data byte
of a line, are included at the beginning of each line. Each line of a hex file is treated as a separate entity, and lines need not be in a strict numerical address order. All the characters used in the Hex file are printable or readable characters between the ASCII numbers 32d and 127d.

Each line of data of an INTEL Hex file is compiled as follows:

:10123400112233445566778899AABBCCDDEEFF00CC
UL-JUI

* A line always starts with a colon (:)

* The first two hexadecimal digits specify the number of data bits included in the line with a maximum of sixteen.

* The next four hexadecimal digits specify the 16-bit address of the first data bit, with ascending addresses for the following bytes in the same line.

* Two Control digits follow, indicating one of the following:

  00 = Normal data,

  01 = End of this section,

  02 = Start of a new section (Only used if unrelated data is stored in the same file or memory device)

* From 1 to 16 data bytes, made up of two hexadecimal digits each.

* A two hexadecimal digit checkbyte, which when added to the total of the values of each pair of digits in the line (carries ignored), will result in 00h.

* A Carriage Return/Line Feed character (ASCII 13d or ODh)
* The last line of a file is indicated by a line with zero data bytes, address 0000h, control digits 01, and a checkbyte:

:00000001FF

* The file must be ended off by the End-of-file marker (ASCII 26 or 1AH) to close the file when loaded to the PC for disc storage.

=================================
Appendices page 307
## Appendix L: Component List for the Training Board

<table>
<thead>
<tr>
<th>Ref Designator</th>
<th>Pattern</th>
<th>Type/Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>BAT</td>
<td>LED</td>
<td>PP3 (9V)</td>
</tr>
<tr>
<td>C1</td>
<td>CAP200</td>
<td>100μF</td>
</tr>
<tr>
<td>C2</td>
<td>CAP200</td>
<td>0.1μF</td>
</tr>
<tr>
<td>C3</td>
<td>CAP200</td>
<td>10μF</td>
</tr>
<tr>
<td>C4</td>
<td>CAP200</td>
<td>10μF</td>
</tr>
<tr>
<td>C5</td>
<td>CAP200</td>
<td>10μF</td>
</tr>
<tr>
<td>C6</td>
<td>CAP200</td>
<td>10μF</td>
</tr>
<tr>
<td>C7</td>
<td>CAP200</td>
<td>10μF</td>
</tr>
<tr>
<td>C8</td>
<td>CAP200</td>
<td>10nF</td>
</tr>
<tr>
<td>C9</td>
<td>CAP200</td>
<td>10nF</td>
</tr>
<tr>
<td>C10</td>
<td>CAP100</td>
<td>33pF</td>
</tr>
<tr>
<td>C11</td>
<td>CAP100</td>
<td>33pF</td>
</tr>
<tr>
<td>C12</td>
<td>CAP200</td>
<td>1μF</td>
</tr>
<tr>
<td>C13</td>
<td>CAP200</td>
<td>1μF</td>
</tr>
<tr>
<td>C14</td>
<td>CAP200</td>
<td>1μF</td>
</tr>
<tr>
<td>C15</td>
<td>CAP200</td>
<td>0.1μF</td>
</tr>
<tr>
<td>CONF</td>
<td>LED</td>
<td>RED LED</td>
</tr>
<tr>
<td>CRM</td>
<td>DIP28</td>
<td>62256</td>
</tr>
<tr>
<td>D1</td>
<td>DO300</td>
<td>Signal Diode</td>
</tr>
<tr>
<td>D2</td>
<td>DO300</td>
<td>Signal Diode</td>
</tr>
<tr>
<td>D3</td>
<td>DO300</td>
<td>Signal Diode</td>
</tr>
<tr>
<td>Ref Designator</td>
<td>Pattern</td>
<td>Type/Value</td>
</tr>
<tr>
<td>---------------</td>
<td>---------</td>
<td>---------------------</td>
</tr>
<tr>
<td>D4</td>
<td>DO300</td>
<td>Signal Diode</td>
</tr>
<tr>
<td>D5</td>
<td>DO300</td>
<td>Signal Diode</td>
</tr>
<tr>
<td>D6</td>
<td>DO300</td>
<td>Signal Diode</td>
</tr>
<tr>
<td>D7</td>
<td>DO350</td>
<td>Rectifier Diode</td>
</tr>
<tr>
<td>D8</td>
<td>DO350</td>
<td>Rectifier Diode</td>
</tr>
<tr>
<td>DCON</td>
<td>D-9</td>
<td>D-Connector</td>
</tr>
<tr>
<td>DISP</td>
<td>SIP14</td>
<td>LTN111R-10</td>
</tr>
<tr>
<td>DNLD</td>
<td>SIP6</td>
<td>SIL6</td>
</tr>
<tr>
<td>DRM</td>
<td>DIP28</td>
<td>62256</td>
</tr>
<tr>
<td>EXT</td>
<td>IBMEDGE</td>
<td>62P FEMALE</td>
</tr>
<tr>
<td>JP1</td>
<td>SIP2</td>
<td>SIL2</td>
</tr>
<tr>
<td>JP2</td>
<td>SIP2</td>
<td>SIL2</td>
</tr>
<tr>
<td>JP3</td>
<td>SIP3</td>
<td>SIL3</td>
</tr>
<tr>
<td>KB1</td>
<td>SIP8</td>
<td>16KEY#</td>
</tr>
<tr>
<td>KB2</td>
<td>SIP8</td>
<td>16KEY#</td>
</tr>
<tr>
<td>LCA</td>
<td>PLC68</td>
<td>XC2064</td>
</tr>
<tr>
<td>MAX</td>
<td>DIP16</td>
<td>MAX232</td>
</tr>
<tr>
<td>ON</td>
<td>LED</td>
<td>Green LED</td>
</tr>
<tr>
<td>OPTO</td>
<td>OPTO</td>
<td>4N35</td>
</tr>
<tr>
<td>PB</td>
<td>SIP2</td>
<td>SIL2</td>
</tr>
<tr>
<td>PRM</td>
<td>DIP8</td>
<td>XC1736</td>
</tr>
<tr>
<td>R1</td>
<td>RES400</td>
<td>1kΩ</td>
</tr>
<tr>
<td>R2</td>
<td>RES400</td>
<td>4.7kΩ</td>
</tr>
<tr>
<td>Ref Designator</td>
<td>Pattern</td>
<td>Type/Value</td>
</tr>
<tr>
<td>---------------</td>
<td>---------</td>
<td>------------</td>
</tr>
<tr>
<td>R3</td>
<td>RES400</td>
<td>470Ω</td>
</tr>
<tr>
<td>R4</td>
<td>RES400</td>
<td>33kΩ</td>
</tr>
<tr>
<td>R5</td>
<td>RES400</td>
<td>2.2kΩ</td>
</tr>
<tr>
<td>R6</td>
<td>RES400</td>
<td>33kΩ</td>
</tr>
<tr>
<td>R7</td>
<td>RES400</td>
<td>33kΩ</td>
</tr>
<tr>
<td>R8</td>
<td>RES400</td>
<td>33kΩ</td>
</tr>
<tr>
<td>R9</td>
<td>RES400</td>
<td>820Ω</td>
</tr>
<tr>
<td>R10</td>
<td>RES400</td>
<td>470Ω</td>
</tr>
<tr>
<td>R11</td>
<td>RES400</td>
<td>33kΩ</td>
</tr>
<tr>
<td>R12</td>
<td>RES400</td>
<td>22kΩ</td>
</tr>
<tr>
<td>R13</td>
<td>RES400</td>
<td>22kΩ</td>
</tr>
<tr>
<td>R14</td>
<td>RES400</td>
<td>22kΩ</td>
</tr>
<tr>
<td>R15</td>
<td>RES400</td>
<td>22kΩ</td>
</tr>
<tr>
<td>R16</td>
<td>RES400</td>
<td>120kΩ</td>
</tr>
<tr>
<td>R17</td>
<td>RES400</td>
<td>120kΩ</td>
</tr>
<tr>
<td>R18</td>
<td>RES400</td>
<td>2.2kΩ</td>
</tr>
<tr>
<td>R19</td>
<td>RES400</td>
<td>33kΩ</td>
</tr>
<tr>
<td>R20</td>
<td>RES400</td>
<td>33kΩ</td>
</tr>
<tr>
<td>R21</td>
<td>RES400</td>
<td>4.7kΩ</td>
</tr>
<tr>
<td>R22</td>
<td>RES400</td>
<td>12kΩ</td>
</tr>
<tr>
<td>R23</td>
<td>RES400</td>
<td>4.7kΩ</td>
</tr>
<tr>
<td>REG</td>
<td>REG</td>
<td>317T</td>
</tr>
<tr>
<td>SW</td>
<td>DIP4</td>
<td>DPDT</td>
</tr>
</tbody>
</table>

Appendices page 310
<table>
<thead>
<tr>
<th>Ref Designator</th>
<th>Pattern</th>
<th>Type/Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>TO-5</td>
<td>2N3053</td>
</tr>
<tr>
<td>TRM</td>
<td>TERM</td>
<td>Banana</td>
</tr>
<tr>
<td>UC</td>
<td>DIP40</td>
<td>80C31</td>
</tr>
<tr>
<td>VR</td>
<td>TRMPOT</td>
<td>4.7kΩ</td>
</tr>
<tr>
<td>XTL</td>
<td>XTAL</td>
<td>11.059MHz</td>
</tr>
</tbody>
</table>

Appendices
Appendix M: Component Overlay and Connections

[Diagram of a circuit board with labels and connections]

SCALE 1 : 0.9
Appendix N: Micro-Controller Board Netlist

(Used for Faultfinding on the Board)

BAT+: TRM-1 D7-1
REG: D7-2 REG-3 EXT-A29 D8-2
OFF: LCA-11 OPTO-2 D1-1 EXT-B28
OF1: R3-2 ON-1
OF2: OPTO-1 ON-2
OF3: T1-2 OPTO-4
OF4: OPTO-5 R1-2
BAT-: BAT-2 TRM-2 PB-2 EXT-B29 T1-1
RST: PB-1 D2-2 R4-2 LCA-44 EXT-A28
DP: DNLD-5 D2-1 D1-2 LCA-45 PRM-3 PRM-4 D5-2
CCLK: LCA-60 LCA-24 R18-2
DCLK: DNLD-4 PRM-2 R18-1 R19-2
DIN: DNLD-6 R5-1 PRM-1
P10: UC-1 EXT-A23
P11: UC-2 EXT-A22
P12: UC-3 EXT-A21
P13: UC-4 EXT-A20
P14: UC-5 EXT-A19
P15: UC-6 EXT-A18
P16: UC-7 EXT-A17
P17: UC-8 EXT-A16
M1: LCA-25 LCA-27 R6-2 JP2-1
ENA: DISP-6 LCA-47 D5-1
EA: JP3-2 UC-31 EXT-B15
WR: CRM-27 LCA-12 DRM-27 UC-16 EXT-A8
D0: R5-2 DISP-7 CRM-11 LCA-58 DRM-11 UC-39 EXT-B23
A2: CRM-8 LCA-63 DRM-8 EXT-B25
A0: DISP-4 CRM-10 LCA-61 DRM-10 EXT-B24
CRM: LCA-30 R10-1 R9-2
CEC: R10-2 CRM-20 CRM-22 D3-2
DRM: LCA-49 DRM-20 DRM-22
M0: LCA-26 D4-2 R11-1
SEED: D3-1 D4-1 JP1-2
KOP7: KB1-4 LCA-36
KOP6: KB1-3 LCA-34
KOP5: KB1-2 LCA-33
KOP4: KB1-1 LCA-32
KOP3: KB2-4 LCA-59
KOP2: KB2-3 LCA-57
KOP1: KB2-2 LCA-55
KOP0: KB2-1 LCA-53
KIP0: KB1-5 KB2-5 R12-2 LCA-37
KIP1: KB1-6 KB2-6 R13-2 LCA-38
KIP2: KB1-7 KB2-7 R14-2 LCA-39
KIP3: KB1-8 KB2-8 R15-2 LCA-40
C1P: MAX-1 C3-1
C1N: MAX-3 C3-2
C2P: MAX-4 C4-1
C2N: MAX-5 C4-2
VP: MAX-2 C5-1
V1N: MAX-6 C6-2
RX': DCON-3 MAX-8
BP: LCA-31 SW-2 R7-2
D1: DISP-8 CRM-12 LCA-56 DRM-12 UC-38 EXT-B22
D2: DISP-9 CRM-13 LCA-54 DRM-13 UC-37 EXT-B21
D3: DISP-10 CRM-15 LCA-51 DRM-15 UC-36 EXT-B20
D4: DISP-11 CRM-16 LCA-50 DRM-16 UC-35 EXT-B19
D5: DISP-12 CRM-17 LCA-48 DRM-17 UC-34 EXT-B18
D6: DISP-13 CRM-18 LCA-42 DRM-18 UC-33 EXT-B17
D7: DISP-14 CRM-19 LCA-41 DRM-19 UC-32 EXT-B16
VO: VR-2 DISP-3
VOR: VR-3 R2-2
A15: LCA-65 UC-28 EXT-B12
A14: CRM-1 LCA-67 DRM-1 UC-27 EXT-B11
A13: CRM-26 LCA-2 DRM-26 UC-26 EXT-B10
A12: CRM-2 LCA-4 DRM-2 UC-25 EXT-B9
A11: CRM-23 LCA-6 DRM-23 UC-24 EXT-B8
A10: CRM-21 LCA-8 DRM-21 UC-23 EXT-B7
A9: CRM-24 LCA-9 DRM-24 UC-22 EXT-B6
A8: CRM-25 LCA-7 DRM-25 UC-21 EXT-B5
RD: LCA-17 UC-17 EXT-A7
A7: CRM-3 LCA-5 DRM-3 EXT-A27
A6: CRM-4 LCA-3 DRM-4 EXT-B27
A5: CRM-5 LCA-68 DRM-5 EXT-A26
A4: CRM-6 LCA-66 DRM-6 EXT-B26
A3: CRM-7 LCA-64 DRM-7 EXT-A25
RXD: MAX-9 D6-2
RX: D6-1 UC-10 EXT-A14
TX': DCON-2 MAX-14
TX: MAX-11 UC-11 EXT-A13
RTS: DCON-7 MAX-7
T0: UC-14 EXT-A10
CTS*: DCON-8 MAX-13
CTS: MAX-10 MAX-12
T1: UC-15 EXT-A9
INT1: LCA-16 UC-13 EXT-A11
INT0: LCA-15 UC-12 EXT-A12
PSEN: LCA-13 UC-29 EXT-B13
ALE: LCA-14 UC-30 EXT-B14
URS: LCA-28 UC-9 EXT-A15 CONF-1
CONF: CONF-2 R9-1
OSC1: LCA-46 R16-2 C8-1

Appendices

page 316
Appendix O: Costing and Suppliers of the Components of the Board

One of the objectives of the project was to make the board as cheap as possible, using only components that are readily available. The implementation of the Field Programmable Array reduced the possible component count, the board size and the number of IC interconnections to a minimum. The PC board itself was used as the main frame of the project. All the external components were mounted and connected to the board by machine screws and PC board mounted sockets. The final board size was not decided by the number of components that had to contain, but by the size of the keyboard and the display unit.

Quotes for the components from various suppliers in Cape Town were requested, and the final cost of the 15 production boards, at 1994 component prices, are shown below:

**Bill of Materials for the Controller Board. (MK 4)**

**Supplier: MicroSource**

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Type</th>
<th>Unit Price</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Integrated Circuits:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>4N35 OPTO-Isolator</td>
<td>R 1.60</td>
<td>R 2.40</td>
</tr>
<tr>
<td>15</td>
<td>LTN111R-10 16 Ch X 1</td>
<td>R 4.00</td>
<td>R600.00</td>
</tr>
<tr>
<td></td>
<td>LCD Display Module</td>
<td>R 40.00</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Semiconductors: (Transistors, LEDs and Diodes)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>2N3053 (1 Watt) TOS</td>
<td>R 0.75</td>
<td>R11.25</td>
</tr>
<tr>
<td>15</td>
<td>GREEN LED (small)</td>
<td>R 0.28</td>
<td>R 4.20</td>
</tr>
<tr>
<td>15</td>
<td>RED LED (small)</td>
<td>R 0.20</td>
<td>R 3.00</td>
</tr>
<tr>
<td>90</td>
<td>Signal Diodes 50 mA</td>
<td>R 0.06</td>
<td>R 5.40</td>
</tr>
<tr>
<td>30</td>
<td>Rectifier Diodes 1 A</td>
<td>R 0.07</td>
<td>R 2.10</td>
</tr>
</tbody>
</table>
### Miscellaneous:

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Description</th>
<th>Price</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>16-KEY Rasterscan Keyboards</td>
<td>R 16.00</td>
<td>R480.00</td>
</tr>
<tr>
<td>15</td>
<td>11.059MHz Crystal</td>
<td>R 2.25</td>
<td>R 33.75</td>
</tr>
</tbody>
</table>

### Plugs, Sockets and Connectors:

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Description</th>
<th>Price</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>PLCC68 Socket (Tulip)</td>
<td>R 2.75</td>
<td>R 41.25</td>
</tr>
<tr>
<td>15</td>
<td>40p IC Socket (Tulip)</td>
<td>R 3.60</td>
<td>R 54.00</td>
</tr>
<tr>
<td>15</td>
<td>16p IC Socket (Tulip)</td>
<td>R 1.25</td>
<td>R 18.75</td>
</tr>
<tr>
<td>15</td>
<td>8p IC Socket (Tulip)</td>
<td>R 0.60</td>
<td>R 9.00</td>
</tr>
<tr>
<td>15</td>
<td>6p IC Socket (Tulip)</td>
<td>R 0.50</td>
<td>R 7.50</td>
</tr>
</tbody>
</table>

### Plugs, Sockets and Connectors:

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Description</th>
<th>Price</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>9P-DCON (F) PCB Mounted</td>
<td>R 1.25</td>
<td>R 18.75</td>
</tr>
<tr>
<td>15</td>
<td>9P-DCON (M) Cable connection + cover</td>
<td>R 4.50</td>
<td>R 67.50</td>
</tr>
<tr>
<td>15</td>
<td>25P-DCON (F) Cable connection + cover</td>
<td>R 3.80</td>
<td>R 57.00</td>
</tr>
<tr>
<td>15</td>
<td>62-Pin IBM Edge Connector</td>
<td>R 2.10</td>
<td>R 31.50</td>
</tr>
<tr>
<td>15</td>
<td>PP3 BATTERY Connector</td>
<td>R 0.39</td>
<td>R 5.85</td>
</tr>
<tr>
<td>10</td>
<td>Right Angled Header Strip</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>20-pin Single Line</td>
<td></td>
<td></td>
</tr>
<tr>
<td>45</td>
<td>2-pin Jumpers</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Capacitors:

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Description</th>
<th>Price</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>100μF Elect. Radial, 25V</td>
<td>R 0.15</td>
<td>R 2.25</td>
</tr>
<tr>
<td>75</td>
<td>10μF Tantalum 16V (5mm pins)</td>
<td>R 0.55</td>
<td>R 41.25</td>
</tr>
<tr>
<td>45</td>
<td>1μF Tantalum 16V (5mm pins)</td>
<td>R 0.35</td>
<td>R 15.75</td>
</tr>
<tr>
<td>30</td>
<td>0.1μF Ceramic (5mm pins)</td>
<td>R 0.13</td>
<td>R 3.90</td>
</tr>
<tr>
<td>30</td>
<td>10nF Ceramic (5mm pins)</td>
<td>R 0.18</td>
<td>R 5.40</td>
</tr>
<tr>
<td>30</td>
<td>33pF Ceramic (2.5mm pins)</td>
<td>R 0.18</td>
<td>R 5.40</td>
</tr>
</tbody>
</table>
Resistors:

<table>
<thead>
<tr>
<th>Value</th>
<th>Resistance</th>
<th>Power</th>
<th>Tolerance</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>120kΩ</td>
<td>0.5</td>
<td>±5%</td>
</tr>
<tr>
<td>105</td>
<td>33kΩ</td>
<td>0.5</td>
<td>±5%</td>
</tr>
<tr>
<td>60</td>
<td>22kΩ</td>
<td>0.5</td>
<td>±5%</td>
</tr>
<tr>
<td>15</td>
<td>12kΩ</td>
<td>0.5</td>
<td>±5%</td>
</tr>
<tr>
<td>30</td>
<td>4.7kΩ</td>
<td>0.5</td>
<td>±5%</td>
</tr>
<tr>
<td>30</td>
<td>2.2kΩ</td>
<td>0.5</td>
<td>±5%</td>
</tr>
<tr>
<td>15</td>
<td>1kΩ</td>
<td>0.5</td>
<td>±5%</td>
</tr>
<tr>
<td>15</td>
<td>820Ω</td>
<td>0.5</td>
<td>±5%</td>
</tr>
<tr>
<td>30</td>
<td>470Ω</td>
<td>0.5</td>
<td>±5%</td>
</tr>
</tbody>
</table>

Add 14% VAT 216.29

Supplier: Communica (Pty) Ltd.

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Description</th>
<th>Quantity</th>
<th>Description</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>80C31BH Micro-Controller</td>
<td>15</td>
<td>MAX232</td>
<td>12.15</td>
</tr>
<tr>
<td>15</td>
<td>LM317T TO-220 Regulator</td>
<td>15</td>
<td>4.7kΩ Preset Potentiometer with shaft (CA9MV + REF004)</td>
<td>2.55</td>
</tr>
<tr>
<td>15</td>
<td>2 Pole Slide Switches KTSA02 (Vertical Mounted)</td>
<td></td>
<td></td>
<td>2.98</td>
</tr>
</tbody>
</table>

Add 14% VAT 55.04

Total 448.19
Supplier: Tarsus Technologies

<table>
<thead>
<tr>
<th>Item</th>
<th>Description</th>
<th>Price per Unit</th>
<th>Total Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>62256 32K Static RAM</td>
<td>R 15-80</td>
<td>R 474.00</td>
</tr>
<tr>
<td>30</td>
<td>28-Pin SmartSockets</td>
<td>R 41-10</td>
<td>R 1233.00</td>
</tr>
</tbody>
</table>

Add 14% VAT: R 1707.00

Supplier: Saftec Sales

<table>
<thead>
<tr>
<th>Item</th>
<th>Description</th>
<th>Price per Unit</th>
<th>Total Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>Push Buttons MS 402</td>
<td>R 5.44</td>
<td>R 81.60</td>
</tr>
<tr>
<td>15</td>
<td>Banana Sockets RED</td>
<td>R 2.12</td>
<td>R 31.80</td>
</tr>
<tr>
<td>15</td>
<td>Banana Sockets BLACK</td>
<td>R 2.12</td>
<td>R 31.80</td>
</tr>
<tr>
<td>60</td>
<td>32-pin SIL IC socket strips</td>
<td>R 3.67</td>
<td>R 220.20</td>
</tr>
</tbody>
</table>

Add 14% VAT: R 365.40

Supplier: Sarnes (Stellenbosch)

<table>
<thead>
<tr>
<th>Item</th>
<th>Description</th>
<th>Price per Unit</th>
<th>Total Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>XC2064-50 PC68C LCA</td>
<td>R 65.00</td>
<td>R 975.00</td>
</tr>
</tbody>
</table>

Add 14% VAT: R 136.50

Supplier: Hamrads

<table>
<thead>
<tr>
<th>Item</th>
<th>Description</th>
<th>Price per Unit</th>
<th>Total Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>meter 5-Core Cable (4-core + screen)</td>
<td>R 2.70</td>
<td>R 84.40</td>
</tr>
</tbody>
</table>

(VAT Inclusive)

Appendices
### Supplier: WH Circuit

<table>
<thead>
<tr>
<th>Item</th>
<th>Description</th>
<th>Quantity</th>
<th>Price Before VAT</th>
<th>Price With VAT</th>
<th>Total Before VAT</th>
<th>Total With VAT</th>
</tr>
</thead>
<tbody>
<tr>
<td>25</td>
<td>PCBBoards</td>
<td></td>
<td>R 27.90</td>
<td>R 697.50</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>Initial Charge for photoplot</td>
<td></td>
<td>R 240.00</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>R 937.50</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Add 14% VAT</td>
<td></td>
<td></td>
<td></td>
<td>R 131.25</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Subtract 10 boards @ R45 each</td>
<td></td>
<td></td>
<td>R 450.00</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Supplier: Cape Plastics

<table>
<thead>
<tr>
<th>Item</th>
<th>Description</th>
<th>Quantity</th>
<th>Price Before VAT</th>
<th>Price With VAT</th>
<th>Total Before VAT</th>
<th>Total With VAT</th>
</tr>
</thead>
<tbody>
<tr>
<td>25+25</td>
<td>Perspex Back and Display Covers</td>
<td></td>
<td>R 40.00</td>
<td>R 54.02</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3 m</td>
<td>6mm PVC Tubing</td>
<td></td>
<td>R 14.02</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>(VAT Inclusive)</td>
<td></td>
<td>R 54.02</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Supplier: D Byl & Co.

<table>
<thead>
<tr>
<th>Item</th>
<th>Description</th>
<th>Quantity</th>
<th>Price Before VAT</th>
<th>Price With VAT</th>
<th>Total Before VAT</th>
<th>Total With VAT</th>
</tr>
</thead>
<tbody>
<tr>
<td>90</td>
<td>Mounting Screws &amp; Nuts (VAT Inclusive)</td>
<td></td>
<td>R 52.95</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Supplier: Meltzer Agencies

<table>
<thead>
<tr>
<th>Item</th>
<th>Description</th>
<th>Quantity</th>
<th>Price Before VAT</th>
<th>Price With VAT</th>
<th>Total Before VAT</th>
<th>Total With VAT</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>PP3 9-volt Batteries (6F22K)</td>
<td></td>
<td>R 2.69</td>
<td>R 40.35</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Add 14% VAT</td>
<td></td>
<td></td>
<td>R 5.65</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>R 46.00</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Total Costs</td>
<td></td>
<td></td>
<td>R 6546.04</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Cost per board</td>
<td></td>
<td></td>
<td>R 436.40</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Note: The cost of the labour for the construction and testing of the boards was not included, and could be calculated to be approximately three hours per board at the current labour rate.

Possible Cost Savings per Board:

Only one Smart Socket may be used for the CODE RAM. (-R46.85)

Leave out the 8-pin socket and JP2 (Future Serial PROM) (- R0.60)

A cheaper ON button (- R6.20)

Non-throughplated PC boards are available at R25.00 (-R20.00)

Own Serial Download Cable available (-R14.86)

The components can be supplied in kit form for self construction by the students to save on labour costs.