dspaceThe Cape Peninsula University of Technology (CPUT) Electronic Theses and Dissertations (ETD) repository holds full-text theses and dissertations submitted for higher degrees at the University (including submissions from former Cape Technikon and Peninsula Technikon).

Show simple item record

dc.contributor.authorBiyoghe, Joel S.
dc.date.accessioned2018-12-07T10:41:05Z
dc.date.available2018-12-07T10:41:05Z
dc.date.issued2017
dc.identifier.urihttp://hdl.handle.net/20.500.11838/2744
dc.descriptionThesis (Master of Engineering in Electrical Engineering)--Cape Peninsula University of Technology, 2017.en_US
dc.description.abstractThis dissertation presents the development of a quadrature phase shift keying (QPSK) demodulator for nanosatellites that complies with both the limited resources associated with nanosatellites as well as the flexibility and configurability required for a software defined radio (SDR) platform. This research project is a component of a bigger project, which is to develop a high-speed receiver for nanosatellites, and aims to provide a practical solution to the need for communication technologies that support emerging nanosatellite applications, such as Earth observation and communications. The development of the QPSK demodulator follows an all-digital implementation approach. The main reason for selecting this approach is to have a system that is flexible and reconfigurable to comply with the SDR requirements. Another reason for selecting this approach is to comply with the low noise system, low power consumption as well as the small size and weight requirements associated with nanosatellites. The QPSK demodulator is implemented on an IGLOO2 Field Programmable Gate Array (FPGA), due to its robustness to radiation and high-speed capability. Initially, the techniques used to design each subsystem of the QPSK demodulator are selected. Then, algorithms to digitally implement the designed subsystems are produced. Thereafter, the code for the digital QPSK demodulator is written and verified in Matlab first. The simulation of the Matlab-based QPSK demodulator performs satisfactorily. Subsequently, the code to implement the QPSK demodulator on an FPGA (IGLOO2) has been written in Libero, using VHSIC Hardware Description Language (VHDL). The resulting FPGA-based QPSK demodulator has been emulated in Libero (an integration and development environment (IDE) for Microsemi FPGAs) using a test-bench as well as other analysis tools. The test-bench results are visualized using Modelsim. The results show that the demodulator can support data rates up to 13.25 Mbps if 16 samples-per-symbols are used, and up to 26.5 Mbps if 8 samples-per-symbols are used. It also has a very good bit-error-rate performance, which is simulated to be within a factor of 5 of the theoretical limit of QPSK modulation. Finally, the demodulator consumes less than 15 mW at the maximum operating speed. and has been coded to mitigate the effects of space radiation and noise contriution by the demodulator itself.en_US
dc.language.isoenen_US
dc.publisherCape Peninsula University of Technologyen_US
dc.subjectMatlaben_US
dc.subjectPhase shift keyingen_US
dc.subjectDemodulation (Electronics)en_US
dc.subjectDigital communicationen_US
dc.subjectNanosatellitesen_US
dc.titleDesign and implementation of a high data rate QPSK demodulator for nanosatellitesen_US
dc.typeThesisen_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record