dspaceThe Cape Peninsula University of Technology (CPUT) Electronic Theses and Dissertations (ETD) repository holds full-text theses and dissertations submitted for higher degrees at the University (including submissions from former Cape Technikon and Peninsula Technikon).

Show simple item record

dc.contributor.authorTafadzwa Shumba, Angela
dc.date.accessioned2019-01-23T07:25:15Z
dc.date.available2019-01-23T07:25:15Z
dc.date.issued2018
dc.identifier.urihttp://hdl.handle.net/20.500.11838/2768
dc.descriptionThesis (Master of Engineering in Electrical Engineering)--Cape Peninsula University of Technology, 2017.en_US
dc.description.abstractThe concept of forward error correction (FEC) coding introduced the capability of achieving near Shannon limit digital transmission with bit error rates (BER) approaching 10-9 for signal to noise power (Eb/No) values as low as 0.7. This brought about the ability to transmit large amounts of data at fast rates on bad/noisy communication channels. In nano-satellites, however, the constraints on power that limit the energy that can be allocated for data transmission result in significantly reduced communication system performance. One of the effects of these constraints is the limitation on the type of channel coding technique that can be implemented in these communication systems. Another limiting factor on nano-satellite communication systems is the limited space available due to the compact nature of these satellites, where numerous complex systems are tightly packed into a space as small as 10x10x10cm. With the miniaturisation of Integrated-Circuit (IC) technology and the affordability of Field-Programmable-Gate-Arrays (FPGAs) with reduced power consumption, complex circuits can now be implemented within small form factors and at low cost. This thesis describes the design, implementation and cost evaluation of a ½-rate convolutional encoder and the corresponding Viterbi decoder on an FPGA for nano-satellites applications. The code for the FPGA implementation is described in VHDL and implemented on devices from the Artix7 (Xilinx), Cyclone V (Intel-fpga), and Igloo2 (Microsemi) families. The implemented channel code has a coding gain of ~3dB at a BER of 10-3. It can be noted that the implementation of the encoder is quite straightforward and that the main challenge is in the implementation of the decoder.en_US
dc.language.isoenen_US
dc.publisherCape Peninsula University of Technologyen_US
dc.rights.urihttps://creativecommons.org/licenses/by-nc-sa/4.0
dc.subjectNanosatellitesen_US
dc.subjectField programmable gate arraysen_US
dc.subjectSignal processing -- Digital techniquesen_US
dc.subjectError-correcting codes (Information theory)en_US
dc.titleChannel coding on a nano-satellite platformen_US
dc.typeThesisen_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record

https://creativecommons.org/licenses/by-nc-sa/4.0
Except where otherwise noted, this item's license is described as https://creativecommons.org/licenses/by-nc-sa/4.0