

Design and development of an interface board  
between a minicomputer and a CDC printer  
with a memory buffer and a programmable  
vertical format throw

by

P T F ORMAN

Thesis submitted in partial compliance with  
the requirements for the

Masters Diploma in Technology  
Electrical Engineering (Light Current)

at the Cape Technikon

BROWN DAVIS and McCORQUODALE  
Cape Town  
South Africa  
June 1988

### ACKNOWLEDGEMENTS

Without the guidance and assistance of the following people, this thesis may have never materialised.

- 1 Brown Davis and McCorquodale, in particular Mr Bill Crotty
- 2 Mr D Bensch of the Cape Technikon
- 3 Mr J Human of the Cape Technikon

### Abbreviations

CDC	Control Data Corporation
CPU	Z80 Central Processing Unit
DTL	Diode Transistor Logic
I/O	Input / Output
MICR	Magnetic Ink Character Recognition
PC	Personal Computer
PCB	Printed Circuit Board
RAM	Random Access Memory
ROM	Read Only Memory
TTL	Transistor Transistor Logic
VFU	Vertical Format Unit
VFU CPU	Vertical Format Unit Computer

# Contents

	Page
Title - - - - -	I
Acknowledgements - - - - -	II
Abbreviations - - - - -	III
Contents - - - - -	IV
List of Figures - - - - -	VI
1. <u>Introduction</u> - - - - -	1
1.1      Preface - - - - -	1
1.2      Motivation - - - - -	1
2. <u>Background</u> - - - - -	2
2.1      Tractors - - - - -	2
2.2      Drive Pulley - - - - -	2
2.3      Drive Shaft - - - - -	3
2.4      Clutches - - - - -	3
2.5      Sprocket Roller - - - - -	3
2.6      Vertical Format Unit - - - - -	4
2.7      Timing Gears - - - - -	7
2.8      Operation - - - - -	7
2.9      Data Transfer - - - - -	8
2.9.1    Transmitter/Receiver - - - - -	8
2.9.2    Interface Voltage Levels - - - - -	9
2.9.3    Interface Signals - - - - -	9
2.9.3.1   Ready - - - - -	9
2.9.3.2   Line Ready - - - - -	10
2.9.3.3   Character Request - - - - -	10
2.9.3.4   Data Strobe - - - - -	10
2.9.3.5   Data Bits - - - - -	11
2.9.3.6   Control Bit - - - - -	11
2.9.3.7   Processor Master Clear - - - - -	11
2.9.4    Data Interchange Technique - - - - -	11
2.9.5    Data Sequencing - - - - -	13
2.9.6    Programming - - - - -	13
2.9.7    Interface Circuits - - - - -	13
3. <u>Design Considerations</u> - - - - -	14
3.1      Requirements and Constraints of the New System - - - - -	14
4. <u>Hardware</u> - - - - -	15
4.1 <u>Description of the Microprocessor board</u> - - - - -	15
4.1.1    Microprocessor - - - - -	15
4.1.2    Buffer Circuit - - - - -	16
4.1.3    Clock Generator Circuit - - - - -	16
4.1.4    Reset Circuit - - - - -	16
4.1.5    Interrupt Circuit - - - - -	16
4.1.6    Wait Circuit - - - - -	17
4.1.7    Control and Address Decoder Circuit - - - - -	17
4.1.8    Memory Circuit - - - - -	17
4.1.9    Interface Circuit - - - - -	18
4.1.10   Output and Display Circuit - - - - -	18
4.1.11   Connector Cables - - - - -	18
4.1.12   Construction Details - - - - -	18
4.2      Modifications done to the Printer - - - - -	18

<u>Contents (continued)</u>		Page
5.	<u>Software</u> - - - - -	20
5.1	<u>Simple Outline of the Program</u> - - - - -	20
5.2	<u>Initialization Routine</u> - - - - -	21
5.3	<u>Interrupt Routine</u> - - - - -	23
5.4	<u>Clear Routine</u> - - - - -	24
5.5	<u>Compare Routine</u> - - - - -	24
5.6	<u>Main Program</u> - - - - -	28
5.7	<u>Mini Computer Software Modifications</u> - - - -	32
5.8	<u>Programing Details</u> - - - - -	32
6.	<u>The New System In Operation</u> - - - - -	33
6.1	<u>System Operation</u> - - - - -	33
7.	<u>Future Developments and Conclusion</u> - - - - -	34
7.1.	<u>Future Developments</u> - - - - -	34
7.2.	<u>Conclusion</u> - - - - -	34
References	- - - - -	35
Appendix A	Mini Computer Software - - - - -	A1
Appendix B	Mini Computer and Printer Interface Circuits	B1
Appendix C	VFU CPU Circuit Diagrams - - - - -	C1
Appendix D	VFU CPU Software Listing - - - - -	D1
Appendix E	Z80 Architecture and Instructions - - - -	E1
Appendix F	Mini Computer Mnemonics - - - - -	F1
Appendix G	EPROM Programer Software and Block Diagram	G1

## List of Figures

Figure		Page
2.1	Paper Drive Unit Assembly - - - - -	2
2.2	Forms Advance Assembly - - - - -	3
2.3	Format Reader Drive Sprocket - - - - -	4
2.4	Format Tape Installation - - - - -	4
2.5	Brush Reader - - - - -	5
2.6	Format Tape Reader Assembly - - - - -	6
2.7	Stop Pulse and Format Reader Alignment - - - - -	6
2.8	Stop Pulse Generator and Waveforms - - - - -	7
2.9	Format Reader Synchronization - - - - -	8
2.10	Format Coincidence - - - - -	8
2.11	Typical Receiver and Transmitter Configurations	9
2.12	Control and Data Signals Between Printer and Mini Computer - - - - -	10
2.13	Interface Timing Relationships - - - - -	12
4.1	Block Diagram of the VFU CPU - - - - -	15
5.1	The System Flowchart - - - - -	21
5.2	The Initialization Flowchart - - - - -	22
5.3	The Z80 Registers - - - - -	23
5.4	The Interrupt Flowchart - - - - -	25
5.5	The Clear Subroutine Flowchart - - - - -	26
5.6	The Compare Subroutine Flowchart - - - - -	27
5.7A	The Main Program Subroutine Flowchart - - - - -	30
5.7B	The Main Program Subroutine Flowchart (cont.)	31

## List of Tables

### Tables

4.1	Memory Map of the VFU CPU - - - - -	17
-----	-------------------------------------	----

## Introduction

### 1.1 Preface

Brown Davis and McCorquodale is one of the major suppliers of cheques to the banking industry. To produce these cheques they use a number of different print systems, one of which comprises of a minicomputer, an industry standard tape deck and two printers, a Diablo daisywheel and a Control Data Corporation (CDC) printer which was extensively modified to cater for the requirements of the cheque printing industry.

The CDC printer is used to print the code line on the cheques using magnetic ink. After each line is printed the computer sends a form feed command which causes the printer to throw paper. This throw is controlled by a paper tape, known as a Vertical Format Unit tape, or rather a VFU tape. This tape has holes punched into it at specific places which determine the amount of paper throw also known as vertical feed. The holes are sensed by brushes which are pulled up to 5 volt when they pass over a hole and touch a roller connected to the 5 volt line.

This system, being of an electro-mechanical nature, is prone to faults and causes much down time due to mechanical wear on the brushes and dirt on the roller. This means that the brushes have to be adjusted and therefore also means that the timing has to be readjusted each time. The timing relationships are discussed in Section 2.8

### 1.2 Motivation for this project

To save time and to speed up the printer it was decided to design and build a microprocessor controlled VFU with the added feature of a one line buffer. This would allow the computer to program the VFU when the print program is selected as well as allow data to be down loaded to the printer during paper movement. The advantages of this system are:

- 1 This allows the computer a bit more time to prepare the next line, instead of waiting for the printer to be ready, and then only preparing the line
- 2 This saves time as the operator does not have to search for and change the VFU tape between each job with a different throw.
- 3 This saves down time as the time required for maintenance will be minimal (no mechanical parts) and there are no timing constraints, therefore no setting up of the timing relationships





### 2.3 Shaft

The drive shaft carries the drive and brake clutches and drives the paper tractors via a timing belt. The brake clutch is fixed to the chassis of the printer while the drive clutch is fixed to a flywheel. The flywheel is driven by an AC motor at a constant speed (Figure 2.2). The shaft also drives a sprocket roller via a smaller timing belt (Clutch Driver) as well as two timing gears, one set at eighths of an inch, the other at sixths. (Timing Hub)




Figure 2.2 Forms Advance Assembly

### 2.4 Clutches

Both the brake and the drive clutch are identical. They are particle clutches and are used to start and stop paper movement. Refer to Figure 2.1

### 2.5 Sprocket roller

This roller (Figure 2.4) is responsible for pulling the paper tape with the punched holes through the vertical format unit. The roller has a one way bearing and can only be driven in the direction of normal paper movement. The sprockets are set at one sixth of an inch. The paper tape is tensioned by a fixed roller, adjustable by the operator. The roller is marked every half inch by a red dot. (Figure 2.3) This is to allow operators to line up the paper tape top of form hole with a coincident pulse.

A coincident pulse is regarded as the pulse generated whenever the six and eight lines per inch pulse coincides. This occurs every half inch, ie every three

pulses on six lines per inch and every four pulses at eight lines per inch. This relationship can be seen in figure 2.7.




Figure 2.3 Format Reader Drive Sprocket Assembly




Figure 2.4 Format Tape Installation

## 2.6 Vertical Format Unit

The Vertical Format Unit consists of a cage which holds a brush block.(Figure 2.5 and Figure 2.6). The brush block

holds the brushes in position. When the cage is closed and locked the brushes make contact with a roller held at a potential of 5 volts. One of the brushes is connected to the 5 volt power supply and is never interrupted by the paper tape. The paper tape is drawn through the vertical format unit by the sprocket roller. Control of vertical line spacing is accomplished by holes punched in a format tape. (Refer to figure 2.7). The format tape reader drive sprocket is driven by the forms drive (clutch/brake) shaft so that each single line movement of the shaft and tractors corresponds to a single frame movement of the format tape. Where there is a hole punched in the paper tape the brush touches the 5 volt roller and pulls it to a logical high. This causes a pulse to be generated. The 5 volt roller is electrically isolated from the chassis by special bearings.




Figure 2.5 Brush Reader




Figure 2.6 Format Tape Reader Assembly




Figure 2.7 Stop Pulse and Format Reader Alignment

## 2.7 Timing gears

The function of the timing gears is to generate a pulse at intervals of one sixth or one eighth of an inch of paper throw. The timing gears consist of small teeth, set at one sixth or one eighth of an inch. These gears are magnetized by a small solid magnet fixed closely to the shaft. (See figure 2.8) Above the teeth is a small coil of wire on a metal former. When a tooth passes under the coil of wire a current is induced in it by the magnetic fluxlines cutting it. This causes a pulse of approximately 2.7 micro seconds. Both the six and eight lines per inch pulses are generated, but only one is allowed to the printer electronics. This is selected by the operator by pressing a switch. The timing gears are set so that every half inch there is a coincident pulse, ie both the six and eight lines pulse fall at the same time.




Figure 2.8 Stop Pulse Generator and Waveform

## 2.8 Operation

The printer electronics will stop advancing paper and print a line when the six or eight lines per inch pulse falls into a window pulse generated by the vertical format unit (Figure 2.9) This means that the sprocket roller must be set such that there will be a window pulse generated to allow a six/eight lines per inch pulse to fall into the window. The window pulse must at the same time be set

such that the coincident pulses of the six/eight lines per inch signal fall on a half inch interval (Figure 2.10) This means that a paper tape top of form hole will be positioned on a red spot, (Figure 2.3 and 2.4) which indicates the coincident pulse. This allows an operator to switch between six or eight lines per inch without calling a technician to set the timing again. A paper tape punched in multiples of a half inch can be run at either six or eight lines per inch without changing the timing or the print position.




Figure 2.9 Format Reader Synchronization




Figure 2.10 Format Coincidence

## 2.9 Data Transfer

The systems data transfer system was modified by the suppliers of the MICR printing system to allow faster data transfer rates. The circuit diagram of the modified interface is shown on page B2.

### 2.9.1 Transmitter/Receiver

The basic controller has a short line interface (up to 10 feet/3 metres), which is DTL (Diode Transistor Logic) and TTL (Transistor Transistor Logic) compatible. Figure 2.11

shows a typical transmitter and receiver configuration and the recommended cable characteristics.




Figure 2.11 Typical Receiver and Transmitter configurations

### 2.9.2 Interface Voltage levels

When the recommended configuration shown in Figure 2.11 is used the line voltage levels will be as follows:

logic "1" 3.25 ± 0.5 volt (True)  
logic "0" 0.20 ± 0.2 volts (False)

### 2.9.3 Interface Signals

See figure 2.12

#### 2.9.3.1 Ready

The Ready line is an interface line from the printer to the controller which being False (0 Volt) indicates that the printer is fully operational. It means that no alarm conditions exist, and that the control panel start button has been depressed.

### 2.9.3.2 Line Ready

This is an interface line from the printer which, when False (0 Volt) indicates that the printer is ready to accept a line of data. This line will become False preceding the generation of the first Character Request and will remain False until the Control Bit signal is received. This line will remain True (5 Volt) during the print cycle and during a paper advance indicating that the printer controller cannot and will not accept data.

### 2.9.3.3 Character Request

An interface line from the printer which, when False indicates that the controller is ready to accept a data character from the data source. The data source must sense this line before a Data Strobe signal is generated. See Figure 2.13 for timing relationships. This line will go True after the data byte has been sampled, and the Data Strobe signal may be removed at this time.

### 2.9.3.4 Data Strobe

An interface line from the data source which, when False, indicates to the printer controller that the data byte has been stabilized, and the data lines may be sampled.




Figure 2.12 Control and Data signals between Printer and Mini computer



### 2.9.3.5 Data Bits

Six data lines carry the information (control codes and data characters) from the mini computer to the line printer controller. The data must be placed on the data lines 1.0 microseconds prior to the generation of the Data Strobe signal, and must not be removed until the Character Request signal goes true. See Figure 2.13

### 2.9.3.6 Control Bit


The control bit is an interface signal from the data source which, when true, indicates to the controller that the data input is being truncated, and that the printer may now enter its print cycle. The timing relationship of the Control Bit to other interface signals is the same as that of the six data bits. The code on the data lines when Control Bit is true is ignored. Control Bit must be true in order to truncate the data input.

### 2.9.3.7 Processor Master Clear

An interface signal from the data source which, when false, indicates to the printer controller that all circuits should be placed in their initial steady state condition. The signal does not, however, remove the printer from the Start mode (Ready line at a logical "0"). The signal must be a minimum of 5 microseconds in duration.

## 2.9.4 Data Interchange Technique


The basic controller operates on an interlocking handshaking technique. The interlocking feature simply means that there are no stringent timing requirements on the data exchange signals. Transitions from one voltage level to the other rather than pulses are used to exchange data. The printer controller asks for a character by placing the Character Request signal at a logical "0". The only timing requirement is that the data be stable on the data lines for 1.0 microseconds, and that the data source senses Character Request before the Data Strobe signal is generated. The printer will drop the Character Request signal when the data byte has been sampled. When the printer senses the removal of Data Strobe it will generate another Character Request when it is ready to accept another character. (See Figure 2.13) for complete interface timing).



ABOVE INTERFACE LINES ARE SHOWN AT THE INPUT OF THE CDC'S PRINTER RECEIVERS, OR THE OUTPUT OF ITS TRANSMITTERS.

NOTE 1: IF  $T_1$  IS LESS THAN 900 nsec.,  $T_3$  ( $T_1 + T_2 = T_3$ ) WILL BE 1.8 usec.. AS  $T_1$  BECOMES LARGER THAN 900 nsec.,  $T_3$  WILL INCREASE BY MULTIPLES OF 900 nsec. ( $T_3 = 1.8 + n \times 900$  nsec. WHERE  $n = 1, 2, 3, \dots$ )  $T_2$  IS ALWAYS  $\geq 0$ .

NOTE 2: IF WE ASSUME DATA IS SET UP DURING  $T_2$ , THE OVERALL TRANSFER RATE  $T_4$  WILL BE 4.95 usec. TO 5.85 usec. (1.8 + 3.15 OR 4.05)



$t_1 \cong 65$ n sec.	$t_4 \cong 10$ n sec.
$t_2 \cong 35$ n sec.	$t_5 \cong 50$ n sec.
$t_3 \cong 10$ n sec.	<u>TOTAL 170 n sec.</u>

NOTE 3:  $T_3$  AND  $T_4$  ARE FOR APPROXIMATELY 10 FT. OF CABLE. TYPICAL CABLE DELAY IS APPROXIMATELY 1 nsec. PER FT.

Figure 2.13 Interface Timing Relationships

### 2.9.5 Data Sequencing

The first character transferred is recognized as the format character (Control Bit must be logical "0" at this time). The following characters are recognized as data characters and are printed with the first character in the left most column position. The input may be truncated at any time by the sending of a Control Bit. The code on the lines at this time is neither stored nor printed. A Control Bit must be sent in order to end the line. Characters in excess of the column capacity for that particular printer will be responded to, but will not be stored or printed. If a short line is sent (less than the column capacity for that printer), the remaining positions will be filled with blanks.

### 2.9.6 Programming

A sample source code of the program used to control the printer is shown in Appendix A

### 2.9.7 Interface Circuits

The interface circuits used by the Mini Computer are shown in Appendix B. The circuits used by the printer can be seen in Control Data Corporation's Technical Reference Manual number 9352. The relevant pages are Sheet 4A03, 4B01, 4B02, 4B08 and 4B10. These sheets were not included due to the extremely bad quality of the photocopies.

## Design Considerations

### 3.1 Requirements and Constraints of the new system

The modification to the printer should be done in such a way that the printer could still use the old vertical format unit tapes. This consideration is due to the fact that every program that uses the printer has to be modified, a task that would take a considerable time. The modification involves inserting a section of code into the programs (See Appendix Sheet A6). This is done manually, in machine language, by setting switches.

This was done in such a way that all the vertical format unit parts were kept on the printer. The signals from the six/eight lines per inch paper throw sensor were interrupted. They were fed into the new interface, from now on referred to as the vertical format unit computer (VFU CPU), and processed. The processed signal was then sent to the printer to the same place where it would have normally gone. The system was designed such that the default setting on switch-on would be to use a vertical format tape. This means that every pulse received from the paper throw sensor was simply transferred to the printer. Should the program being run have been modified, it will send a string of set-up commands to the VFU CPU. Another consideration is that the existing interface could still be used should the microprocessor interface (VFU CPU) fail. This was done by modifying the plugs such that should the interface be removed, the system would need no modification at all. All that would be required would be to unplug the new interface and reconnect the old cables.

#### 4.1 Description of the microprocessor board (VFU CPU)

The microprocessor board is based on the Z80 microprocessor manufactured by Zilog. The system comprises of the microprocessor, a buffer circuit, a clock generator, an interrupt circuit, a reset circuit, memory, input/output circuits and control circuits. The block diagram of the VFU CPU is shown in Figure 4.1




Figure 4.1 Block Diagram of the VFU CPU

##### 4.1.1 Microprocessor

The microprocessor is the well known Z80A microprocessor chip. The functional block diagram and commands are shown in appendix E. Refer to Appendix C Sheet 4 of the circuit diagram. Two of the control signals are not used. These are the NOT MASKEBLE INTERRUPT and BUSREQ lines. However circuitry to allow future use of the bus request signal

was included

#### 4.1.2 Buffer Circuit

To allow the microprocessor to run at a speed of 4 mega hertz, buffer and line drivers had to be used. Refer to Appendix C Sheet 4 of the circuit diagram. The data bus is buffered with a Octal Bus Tranceiver (Type 74LS245 chip 5) The address bus is buffered with two Octal Buffers/Line Drivers/Line Receivers (Type 74LS244 chips 2 and 3) The control lines of the microprocessor are buffered with another Octal Buffers/Line Drivers/Line Receivers chip (Type 74LS244 chip 4). The direction of data flow on the data bus is controlled by the RD, IORQ and M1 signals. When the microprocessor is in a read cycle, either from memory or external I/O, the direction of data flow is toward the microprocessor. At all other times the data flow is set away from the microprocessor.

#### 4.1.3 Clock Generator Circuit

See Appendix C Sheet 1. The clock generator is based on a TTL inverter oscillator controlled by a 4 mega hertz crystal. The output of the clock generator is buffered by the recommended circuitry shown in the Mostek manual. (See list of references). This circuitry has an active pull up to allow fast rise times of the clock. This allows maximum frequency operation.

#### 4.1.4 Reset Circuit

See Appendix C Sheet 2. The Reset Circuit consists of a manual and a power on reset circuit. The Z80 CPU has the characteristic that if the Reset input goes low during T3 of an M1 cycle that the MREQ signal will go to an intermediate state for one T-state approximately 10 T-states later. If there are dynamic memories in the system this action could cause an aborted or short access of the dynamic RAM which could cause destruction of data within the RAM. If RAM contents must be preserved, then the falling edge of the RESET input must be synchronized by the falling edge of T1. The circuitry shown in sheet 2 does this synchronization as well as providing a one-shot to limit the duration of the CPU RESET pulse. This circuit was used to allow the future use of dynamic RAM even though none was used in this application.

#### 4.1.5 Interrupt Circuit

See Appendix C Sheet 3. The Interrupt Circuit uses the six/eight lines per inch pulse from the printer circuitry to interrupt the VFU CPU. The Z80 microprocessor

acknowledges a interrupt at the end of the current instruction cycle by setting IORQ and M1 lines to a logical "0". These lines are used to reset the interrupt flip-flop to allow the next pulse from the six/eight lines per inch generator to interrupt .

#### 4.1.6 Wait Circuit

See Appendix C Sheet 5. The Wait circuit was included to allow the use of slower memory such as the 2716 ROM. The original VFU CPU had some problems which were thought to have been due to too fast a clock speed. This was later found to be not the case. The Wait circuitry could be easily removed by removing chip 23(7474)and jumping pin 9 of the removed chip to pin 7(0 volt).

#### 4.1.7 Control and Address Decoder Circuit

See Appendix C Sheet 6. The whole VFU CPU is memory mapped. Refer to Figure 4.2. The circuit controls the memory access with CSROM for the 2 kilo bytes of ROM and CSRAM controls the 2 kilobytes of RAM. The RAM is further decoded for a READ or a WRITE situation by RAMWR. All Input/Output , except for two exceptions, is done through the Intell 8255 Programmable Peripheral interface and is selected by CS8255. The exceptions are CSL and CSTOF which are decoded seperately. These signals are used to output the processed six/eight lines per inch pulse to the printer.

Memory Locations	Function
0000 - 07FF	Read Only Memory
0800 - 0FFF	Random Access Memory
8000 - 8FFF	Vertical Format Unit Signals
9000 - 9FFF	Input / Output Ports(8255)
The undefined memory is free	

Table 4.1 Memory Map of the VFU CPU

#### 4.1.8 Memory Circuit

See Appendix C Sheet 7. The memory consists of one 2 kilo byte ROM (Type 2716) and one 2 kilo byte RAM (Type 6116). The ROM is decoded as the first two kilo byte, the RAM as the next two kilo byte.

#### 4.1.9 Interface Circuit

The main interface of the VFU CPU is the 8255 programmable peripheral interface. The 8255 is designed to operate in mode 0, using port A and the lower half of port C as output, and port B and the upper half of port C as input. This gives twelve input and twelve output lines. The input lines are impedance matched with 220 ohm resistors to +5 volt and 330 ohm resistors to 0 volt. The outputs are all buffered by open collector buffers (Type 7417). The output of each open collector is pulled to a logical "1" by a 240 ohm resistor.

#### 4.1.10 Output and Display Circuit

See Appendix C Sheet 9. The output signal CSL (Appendix C Sheet 6) is used to trigger a monostable. The output of the monostable is buffered by an open collector buffer and is then connected to the six/eight lines per inch line where it was interrupted.

The CSTOF line (Appendix C Sheet 6) is similarly buffered. Its use is however different. The output can be used to trigger a guillotine to cut one sheet. Extra circuitry would be needed to electrically isolate the guillotine from the printer, but this could be easily done using a relay. A further feature was the inclusion of a circuit to indicate to the operator when the paper was in the Top Of Form position using a light emitting diode.

#### 4.1.11 Connector Cables

See Appendix C Sheet 10. The VFU CPU is connected to the printer and computer via an edge connector. This edge connector is itself connected to the existing male and female plugs. The plugs were modified to include the six/eight lines per inch lines as well as allowing the system to be reconfigured to its original by just removing the VFU CPU.

#### 4.1.12 Construction Details

The PCB layout was designed at the Cape Technikon using their SMARTWORK software package. The PCB was etched and drilled there as well.

#### 4.2 Description of modifications done to the printer

See Appendix C Sheet 11. This sheet describes the modifications done to the printer interface plugs to allow the system to work. These modifications include the replacing of the +5volt line (Appendix C Sheet 10) from the printer back plane to the interface plug with a



thicker wire as the existing wire could not handle the current drawn by the VFU CPU (Approximately 1 Ampere). Another modification was the interrupting of the existing 6/8 lines per inch signal between boards 4A03 and 4B08. See Appendix B Sheet 5 and 6 . The output signal from the 4A03 board at pin A16 was cut and connected to the male interface plug to pin BB (Appendix C Sheet 10). The other side of the cut line now comes from pin DD (Appendix C Sheet 10) and connect to pin A20 of board 4B08 (Appendix B Sheet 6 ). Pins CC and EE were used to connect the twisted pair return wires for the 6/8 lines per inch signal. The interface plug from the mini computer was modified to cater for the new route of the 6/8 lines per inch signal by jumping pin DD to pin BB and pin CC to pin EE. A special piece of test gear used to exercize the printer by simulating. A mini computer had to be modified as well by connecting the pins DD to BB and CC to EE to its connector plug. The Printer Reset signal was also tapped at pin B10 on board 4B10 (Control Data Corporation Technical Reference Manual 9352) and connected to pin Z of the printer interface plug to force a reset of the VFU CPU whenever the operator resets the printer.

## Software

### 5.1 Simple Outline of the Program

A flowchart of the program is shown in Figure 5.1. A Key to the symbols used is shown in Appendix D Page 7. The program, obviously being dependant on the hardware, is written such that it continually scans the communications ports, ie the output signals of the host computer and the printer. Any signal received is transferred to the equivalent output provided the signal is ready to be accepted. If the host computer is ready to send valid data, but the printer is still busy, the program will store the data in a first in first out (FIFO) buffer. When the printer is ready to accept data it will be transferred from the first in first out buffer, provided it has data. Should this be the case the program will simply wait for the host computer. The data being received from the host computer is also checked for control codes specific to the VFU CPU. These codes are simply to inform the VFU CPU that the next section of data is for use of the VFU CPU. This data is the look up table for the paper throw.

The above program is of secondary importance to the VFU CPU. The main function of the system is to control the paper throw. This is done by interrupting the above program section at any time with a six or eight lines per inch pulse. When the system is interrupted the program saves the return address and outputs the data found at the VFU buffer pointer to the control port. The program then increments the pointer and checks weather the next data byte is a top of form. Should this be the case, the pointer gets reset to the first location of the buffer and the interrupted program is resumed. Should the next byte be just a normal linefeed or print byte nothing else exiting happens. The program is resumed where it was interrupted.

On initialization the program sets up the VFU buffer to print a line every time the program gets interrupted. This is done so that if the host computers program was not modified to use the VFU CPU the printer could still be used by using a punched format tape.




Figure 5.1 The System Flowchart

## 5.2 Initialization Routine

Refer to Figure 5.2 and Appendix D page 1. On power on the Z80CPU gets reset by the reset circuit. (Appendix C Sheet 2). This forces the program counter to zero and initializes the CPU. The CPU initialization includes:

- 1) Disable the interrupt enable flip-flop
- 2) Set Register I = 00
- 3) Set Register R = 00
- 4) Set Interupt Mode 0




Figure 5.2 The Initialization Flowchart

The CPU now starts at memory location 00. The program now sets the Stack Pointer to OFFF Hex, sets interrupt Mode 1 and programs the programmable I/O chip, the Intel 8255 (Appendix C Sheet 8) to set port A and bits 0 to 3 of port C to outputs and port B and bits 4 to 7 of port C to inputs. The next sequence is to set up the data buffer pointers and the VFU table pointers. This is done by using the registers of the Z80 CPU. The Z80 CPU has the feature where there are two full sets of registers, however only one set is available at a time. See figure 5.3. The command to swop the registers is 'EXX'. The program uses the normal set of registers for normal data and the alternate set for VFU data.




Figure 5.3 The Z80 Registers

The next section clears the Memory Buffer with 'FF Hex' and the VFU Buffer with '00'. After this the interrupt is enabled and the ports set to the initial state. This is done by setting bits 0 to 3 of port C to a logic '1'. The last statement in the initialization phase is to start the main loop of the program by jumping to VSTART.

### 5.3 Interrupt Routine

Refer to Figure 5.4 and Appendix D page 2. When Interrupt Mode 1 has been selected by the program, the CPU will respond to an interrupt by executing a restart to location 0038 Hex.

The first instruction in the interrupt program is to disable any further interrupts. The AF register is saved by pushing it onto the stack. The alternate register set

is called for and the byte found at the location pointed at by the DE Register is loaded into the A Register and immediately outputted to the 6/8 Lines Per Inch circuit (Appendix C Sheet 9). Now that the urgency has been taken care of the program checks if the byte sent out was a Top Of Form byte. If it was a Top Of Form byte the DE Register gets reset to the beginning of the VFU Table. If it was just a normal byte, ie a line throw or a print byte, the DE Register gets incremented. Whatever sort of byte it was the next section restores the normal Register Set and resets the AF register. Following this interrupts are enabled again and the program returns to its place where it was interrupted.

#### 5.4 Clear Routine

Refer to Figure 5.5 and Appendix D page 2. This subroutine is used by the initialization routine to clear the Memory and VFU Buffers. The first section is to clear the Memory Buffer to FF Hex. Initially the registers DE, AF and BC are saved on to the stack. Register A is loaded with FF Hex. This register is then loaded into the memory location pointed to by the DE Register. The DE Register is then incremented and compared to the BC Register in the subroutine Compare. The BC Register was initially loaded in the initialization phase with the Memory Buffer Stop location. This routine loops until the Memory Buffer is cleared. Once this happens the program sets up the BC and DE Registers as start and stop addresses for the VFU Buffer. The A Register is then set to 00 and the VFU Buffer gets cleared in a similar way to the Memory Buffer. The routine resets the BC, AF and DE Registers once all this has happened.

#### 5.5 Compare Routine

Refer to Figure 5.6 and Appendix D page 3. The Compare routine was written as there is no instruction in the Z80 instruction set to compare two 16 Bit registers without corrupting one of them. This routine starts by loading the D section of the DE Register into the A Register. This is then compared nondestructively with the B Register of the BC Register. If there is a difference ie the zero flag is not set, the routine immediately aborts and returns to the calling program. Should the zero flag be set the program checks the E and C Registers in a similar way to the D and B Registers. The 'CP' command compares the A Register against any other eight bit register and sets the zero flag if the comparison is true. This routine destroys the contents of the A Register. This is not a great loss as the A Register is used in this program as the work-horse and is constantly changing.




Figure 5.4 The Interrupt Flowchart




Figure 5.5 The Clear Subroutine Flowchart






Figure 5.6 The Compare Subroutine Flowchart

## 5.6 Main Program

Refer to Figure 5.7A, Figure 5.7B and Appendix D pages 3 to 5. The rest of the program deals with the control of the system ie the nitty gritty of the control signals between the Mini Computer, the CDC Printer and the VFU CPU.

The first thing the main program does is to set up the pointers for the control port and the memory buffer. After that it resets the READY and LINE READY signals. This is the start of the routine INPUTX. The program now enters into a loop which fetches characters from the mini computer. This is done by setting the CHARACTER REQUEST signal first to a logical high immediately followed by a logical low. The data lines are checked if the byte on the lines is a control byte ie bit 6 high. If it is a control byte the program branches to the EOLINE routine. The program has to check the status of the data lines first due to a peculiarity of the mini computer interface and program. If the last byte was sent the mini computers program sets the control bit high with the DOAP command and does not wait for an acknowledgement. When another character request comes along the program has already processed another line and is waiting to send the first byte of data, which is a command to tell the printer which VFU brush to select.

The program now does the normal handshake to get data ie it tests for the strobe signal and waits until it goes low. When it does it saves the data on the data lines into the memory buffer at the location indicated by the buffer pointer, register DE. The buffer pointer is incremented and the program loops back to the start of the INPUTX routine.

The EOLINE routine resets the DE Register to the beginning of the memory buffer and checks if the first byte is a 01 HEX. This 01 HEX is used as an indication byte to inform the program that the following data is for use of the VFUCPU only. If it is the program branches to a routine SETVFU. The above routine is used only once, on initialization

The program now waits for the printer to request data by setting CHARACTER REQUEST low. When it does the program jumps to the routine OUTPUT1. This routine transmits a line of data to the printer using the handshake procedure ie set valid data onto the data lines, then set the strobe low and wait for the printer to respond by setting character request high. When this happens the strobe is set high again and the program checks if the last byte sent is a control byte. If it is then the routine jumps to LOOP, else prepares to send the next byte.

The procedure LOOP is really the real work loop. It first tests the jumps to a procedure SETRO which sets the signals READY, LINE READY and CHARACTER REQUEST going to

the mini computer high and then starts again at TESTRI, just below LOOP. If all is ok the program sets the READY line going to the mini computer low and tests LINE READY. Should this signal from the printer be high the program branches to SETLRO, which sets the signals LINE READY and CHARACTER REQUEST going to the mini computer high and then starts again at TESTRI. If all is ok the program now sets LINE READY going to the mini computer low and tests CHARACTER REQUEST from the printer. If the signal is high the program branches to SETCRO which sets the signal CHARACTER REQUEST going to the mini computer high. If all is ok the program sets the line CHARACTER REQUEST signal high at the start of procedure INPUT. The next command is to set CHARACTER REQUEST low and then to test for a control byte. This procedure is almost identical to the procedure INPUTX at the beginning of the main program loop. The two routines were not made into a subroutine as the routine INPUTX is used only once and a subroutine call would slow the program down a bit.

When the above routine receives a control byte it branches to OUTPUT4. This routine checks for trailing spaces and moves the control byte accordingly. This was done to speed up the transmission of a line to the printer. The mini computers program does not truncate a line, but space fills it to make a line of 112 bytes long. The printer however can accept lines less than 112 bytes long and space fills the rest automatically.

The program now checks if the first byte is a 01 HEX. If it is it branches to set up the VFU table, routine SETVFU. If the data is normal text data the program continues to output the data, already described above, ie routine OUTPUT1.

The routine SETVFU merely copies the contents of the MEMORY BUFFER to the VFU BUFFER and then jumps to the main routine LOOP.




Figure 5.7A The Main Program Flowchart




Figure 5.7B The Main Program Flowchart (continued)

## 5.7 Mini Computer Software Modifications

The Mini Computer Programs had to be modified to send the VFU Table to the VFU CPU. The normal start location is location 6 (APPENDIX A Sheet A2) which points to the first routine used. This gets replaced with a pointer to free memory, where the new routine gets inserted. This routine first saves the registers, then sets up the VFU Table pointer and the counter registers. The counter value is defined in a ones complement format as there is no decrement instruction for the mini computer to decrement a register. (Appendix F sheet F1). The routine then gets the data out of the table and sends it to the VFU CPU. Once the data is sent it increments the pointer and counter. If the counter is equal to zero, the routine exits the loop and sends a control bit (ie a DOAP command). If the counter is not zero, the routine loops to send the next word. When the control bit is sent the routine restores the registers and then jumps to the location of normal system startup. The listing shown in the Appendix A Sheet 6 shows the program and a sample VFU Table. The values are all in octal.

## 5.8 Programing Details

The software was generated on a microcomputer, the SHARPS MZ80K, using an assembler program called 'ZEN'. The resulting code was transferred to a Eprom using a home built Eprom Programmer.

## The New System In Operation

### 6.1 System Operation

The new system worked well with those programs that had been modified to cater for the VFUCPU's abilities. The Programs that had not been modified worked equally well. The new system increased the speed of the daily throughput by a small amount, mainly by reducing the time delay between the printing of the last line of a cheque book and reading the next set of data from the tape deck. Although this time was small, it added up over the course of the working day.

## Future developments and Conclusions

### 7.1 Future Developments

Due to a company policy decision the Mini Computers used to drive the print systems were phased out and replaced with personal computers. This meant a complete rewrite of all our programs and this took priority over anything else, this project included.

The printers themselves are being phased out due to the lack of available, critical, spare parts.

### 7.2 Conclusion

The VFU CPU was successfully interfaced between the Mini Computer and Printer. The VFU CPU was removed when the computer was replaced with a Personal Computer. The Knowledge gained in designing the VFU CPU was of great benefit in the development of the PC based programs as the printers interface was by then very well known.



## References

- 1 Barden,W (1980) . The Z80 Computer Handbook
- 2 Control Data Corporation (1975) . Technical Reference Manual 9352
- 3 Data Card (1975) . Controller Manual
- 4 Data Card (1977) . Program Listing of Nedbank Company 100
- 5 Intel (1981) . Component Data Catalog
- 6 Mostek . Z80 Microcomputer Devices Technical Manual
- 7 National Semiconductor Corporation (1984) . Logic Databook Volume 2
- 8 Zaks,R (1979) . Programing the Z80,Third Edition

Appendix A

Mini Computer Software

Page Zero Listing	- - - - -	A1
Display Part Number	- - - - -	A2
Byteprint Start	- - - - -	A3
Printer Routine	- - - - -	A4
Sample Vfu Loader Routine	- - - - -	A6

```

10007 .MAIN
01          : PAGEZERO.SR          9/1/77
02
03          : PAGE ZERO MODULE
04
05
06          000001      .NOCON 1      ;DON'T LIST UNASSEMBLED CODE.
07          000000      .LOC 0        ;LOCATIONS 0,2,5 ARE SET FOR RDS INTERFACE
08 00000 000000      0
09 00001 000040      ISR            ;START ADDRESS OF INTERRUPTS
10          000002      .LOC 2
11 00002 000006      PARTS          ; SYSTEM START ADDRESS
12          000005      .LOC 5
13 00005 000000      0
14          :
15          ;EOT

```

```

10008 .MAIN
01          ; PART NUMBER MODULE
02
03
04 00006 002007 PARTS:  JMP      P.+1      ;DISPLAY PART NUMBER
05 00007 006433          PARTD
06
07
08
09
10          ;          BEFORE ASSEMBLING THE PROGRAM CHANGE THE MNEMONICS
11          ;          P1 THROUGH P5 TO THE CORRESPONDING DIGITS OF THE PART
12          ;          NUMBER. CHANGE L2 AND L7 TO THE CORRESPONDING DIGITS
13          ;          OF THE LEVEL NUMBER.
14          ;
15          ;          THE CORRECTION NUMBER IS ONLY CHANGED WHEN PATCHING ON
16          ;          THE MACHINE.
17          ;
18          ;          THE SOFTWARE PREFIX IS NOT CHANGED.
19
20
21          000010 PART=.
22 00010 000011          4.      ;SOFTWARE PREFIX: DO NOT CHANGE
23 00011 000001          1.      ;SOFTWARE PREFIX: DO NOT CHANGE
24
25 00012 000000          P1
26 00013 000000          P2
27 00014 000000          P3
28 00015 000000          P4
29 00016 000000          P5
30
31 00017 000000          L1
32 00020 000001          L2
33
34 00021 000000          0        ;CORRECTION NUMBER: MUST BE CHANGED WHEN PATCHING.
35

```

```

0105 .MAIN
01 05642 000736      JMP      SD120          !CONTINUE HERE
02      ;
03      005643 S0500=.
04 05643 022415      LDA      0,M.OVF1          !FIELD 1 DONE
05 05644 101015      MOVW    0,0,SNR
06 05645 000403      JMP      SDECX          !NO OVERFLOW
07      ;
08      005646 S0510=.
09 05646 102000      ADC      0,0          !RO=-1
10 05647 000407      JMP      SUEERR        !EXIT HERE
11      ;
12      005650 SDECX=.
13 05650 022411      LDA      0,M.WWKA          !WORK AREA
14 05651 026411      LDA      1,M.A12          !FIELD 1
15 05652 030413      LDA      2,M.WK1         !NO. OF DIGITS
16      ;
17 05653 006401      JSR      2,+1           !MOVE IT
18 05654 004600      CMOVE+1
19      ;
20 05655 102440      SUBW    0,0          !CLEAR
21      ;
22      005656 S0ERR=.
23      .EXIT      2,DECSUM      !RETURN TO CALLER
24 05656 034611      LDA      3,DECSUM
25 05657 001403      JMP      2+1,3
26      ;
27 05660 005436 .OVF1: OVF1      !ADDRESS OF OVF1
28 05661 005447 .WWKA: ADWKA    !ADDRESS OF ADWKA
29 05662 005431 .A12:  A12      !ADDRESS OF A12
30
31
32
33      ;
34      ;      BYTEPR1.SR
35      ;
36      ;      REVISED TO BE ABLE TO USE BYTES RATHER THAN WORDS
37      ;
38      ;      REVISION:          DATE:          DESCRIPTION:
39      ;
40      ;      00          1/21/76          XFER/A PRINT.SR TO BYTEPR1.SR
41      ;
42      ;      CALLING SEQUENCE:
43      ;      R0=      BYTE ADDRESS OF PRINT BUFFER
44      ;      R1=      NUMBER OF BYTES TO BE PRINTED
45      ;      JSX      BYTEPR1          =MACRO CALL
46      ;
47      ;
48      ;
49      ;
50      ;      SUBROUTINE BYTEPR1          BYTEPR1.SR
51      ;      -----
52      ;
53      ;
54      ;      BYTEPR1:          SRX          !SAVE THE RETURN
55 05663 000000      0
56 05664 054777      STA      3,-1
57
58 05665 040453      STA      0,PRT1          !BYTE ADDRESS OF PRINT BUFFER
59 05666 044453      STA      1,PRT2          !# OF CHARACTERS TO BE PRINTED
60

```

```

0106 .MAIN
01      005667 PT110= .
02 05667 060417      OIA      0,LPT          IGET STATUS OF LINE PRINTER
03 05670 024067      LDA      1,HIT15
04 05671 106415      SUB#    0.1,SNH          I WAS STATUS WORD A ONE ?
05 05672 000414      JMP     PT200
06 05673 024055      LDA      1,HIT5          I PRINTER OFF-LINE HIT
07 05674 067033      DDC     1,SW1          I TURN PRINTER OFF LINE LIGHT ON
08 05675 070417 PT100: OIA      2,LPT          I GET PRINTER READY BIT
09 05676 151232      MOV7RM 2.2,SZC          I IS PRINTER READY
10 05677 000407      JMP     PT200          I YES - READY
11 05700 067033      DDC     0,SW1          I HLINK LIGHT
12 05701 018025      ISZ    PC              I INCREMENT DELAY COUNTER
13 05702 000773      JMP     PT100          I LOOP
14 05703 127000      ADD     1.0
15 05704 123400      AND     1.0
16 05705 000770      JMP     PT100          I LOOP
17 05706 102400 PT200: SUB#    0.0
18 05707 067033      DDC     0,SW1          I TURN OFF-LINE LIGHT OUT
19 05710 000403      JMP     PT300
20 05711 102400      SUB#    0.0
21      005712 PT210= .
22 05712 067033      DDC     0,SW1          I TURN IT OFF AGAIN
23      ;
24      ; FIRST TIME THROUGH, BOTH BUSY AND DONE WILL BE ZERO
25      ;
26 05713 063417 PT300: SKPRN  LPT          I SKIP IF BUSY NOT ZERO
27 05714 000402      JMP     PT310          I PRINTER IS DONE WITH LAST LINE. PROCESS NEW
28      ;
29      ; HERE WE WAIT UNTIL PRINTER DONE WITH LAST LINE
30      ;
31 05715 000752      JMP     PT110          I CONTINUE
32      ;
33      ;
34      ; TIS TIME TO START THE NEXT LINE
35      ;
36      005716 PT310= .
37 05716 024422      LDA     1,PRT1          I CURRENT BYTE ADDRESS OF PRINT BUFFER
38 05717 030422      LDA     2,PRT2          I # OF BYTES TO BE PRINTED THIS LINE
39 05720 150000      COM     2.2            I ADJUST CHARACTER COUNT
40      ;
41      ; RI=BYTE ADDRESS OF CHARACTER TO BE PRINTED
42      005721 PT400= .
43      JSX     LDRT          I GET THE FIRST CHARACTER
44 05721 006401      JSR     R,+1
45 05722 006655      LDRT+1
46      ; RG=THE CHARACTER TO BE PRINTED
47      ;
48      005723 PT410= .
49 05723 063517      SKPRZ  LPT          I SKIP IF BUSY ZERO
50 05724 000777      JMP     PT410
51 05725 061117      DOAS   0,LPT          I LOAD CHARACTER
52 05726 125400      INC     1.1            I HUMP PRINT BUFFER BYTE ADDRESS
53 05727 151404      INC     2.2,SZR          I TALLEY
54 05730 000771      JMP     PT400
55      ;
56      005731 PT420= .
57 05731 063517      SKPRZ  LPT          I IS LAST CHARACTER LOADED
58 05732 000777      JMP     PT420
59 05733 061317      DOAP   0,LPT          I YES, INITIALIZE PRINTING
60      005734 PT430= .

```

```

0107 .MAIN
01 05734 102400      SUB      0,0      1GO WAIT
02 05735 006167      JSR      R,SKDA  1TILL LINE PRINTED.
03
04
05
06          005736      .SLPT=.          1SERVICE LPT (LINE DONE) ENTRY POINT
07
08          EXIT      0,8YTEPRT          1RETURN TO CALLER
09 05736 034725      LDA      3,8YTEPRT
10 05737 001401      JMP      0+1,3
11
12 05740 000000 PRT1:  0              1BYTE ADDRESS PRINT BUFFER
13 05741 000000 PRT2:  0              1#NUMBER OF CHARACTERS TO BE PRINTED
14
15          1*****

```

This program sends the vfu table to the printer  
 The data table is a demonstration only and is set to two lines at one  
 inch per line with the printer set at 6 lines per inch.

Change location 6 to point to VFU CPU Loader

6	11000		Start of VFU CPU Loader
11000	054426	STA 3,DUMP3	Save Register 3
11001	050426	STA 2,DUMP2	Save Register 2
11002	044426	STA 1,DUMP1	Save Register 1
11003	040426	STA 0,DUMPO	Save Register 0
11004	024426	LDA 1,COUNT	Get Number Of Words
11005	030426	LDA 2,START	Get Start Of Table
11006	023000	LOOP LDA 0,@,2	Get Data
11007	063517	SKPBZ LPT	Check Printer Ready ie VFU CPU
11010	000777	JMP -1	No,Jump -1
11011	061117	DOAS 0,LPT	Send It
10012	151400	INC 2,2	Increment Pointer
10013	165404	INC 1,1 SZR	Increment Counter
10014	000772	JMP LOOP	Do It Again
10015	063517	SKPBZ LPT	Check Printer Ready
10016	000777	JMP -1	No,Jump -1
10017	061317	DOAP 0 LPT	Yes,Send Control Bit
10020	034406	LDA 3,DUMP3	Restore Register 3
10021	030406	LDA 2,DUMP2	Restore Register 2
10022	024406	LDA 1,DUMP1	Restore Register 1
10023	020406	LDA 0,DUMPO	Restore Register 0
10024	002401	JMP @ +1	Jump Indirect +1
10025	006433		Start Of Normal Program
10026		DUMP3	
10027		DUMP2	
10030		DUMP1	
10031		DUMPO	
10032	177763	COUNT -15	
10033	010034	START	
10034	000001	VFU TABLE INDICATOR	
10036	000003	LINE THROW	
10037	000003		
10040	000003		
10041	000003		
10042	000003		
10043	000002	PRINT LINE	
10044	000003		
10045	000003		
10046	000003		
10047	000003		
10050	000003		
10051	000000	TOP OF FORM	




Appendix B

Mini Computer and Printer Interface Circuits

Panel and Printer Control Sheet 12 - - - - B1  
Panel and Printer Control Sheet 13 - - - - B2






REV	DESCRIPTION	REV BY	CHK BY	DATE
1	INITIAL			

The user hereby warrants that the information contained herein is true and correct to the best of their knowledge and belief.		<b>TRON COMPUTER PRODUCTS CORP.</b> A CALIFORNIA COMPANY SANTA ANA, CALIFORNIA 92705	
<b>UNIVERSITY MICROFILMS</b>		<b>PANEL AND PRINTER CONTROL, P.C.</b>	
ORDER NO.	DATE	ORDER NO.	DATE
PRICE	\$	PRICE	\$
MATERIAL	C	MATERIAL	C

## Appendix C

### VFU CPU Circuit Diagrams


Clock Generator Circuit - - - - -	C1
Reset Circuit - - - - -	C2
Interupt Circuit - - - - -	C3
Cpu - - - - -	C4
Wait Circuit - - - - -	C5
Control and Address Decoder - - - - -	C6
Memory Circuit - - - - -	C7
8255 Circuit - - - - -	C8
Output and Display Circuit - - - - -	C9
Connector Cables - - - - -	C10
Miscellaneous - - - - -	C11
Chip Count - - - - -	C12
Component Layout - - - - -	C13
Artwork (Component Side) - - - - -	C14
Artwork (Solder Side) - - - - -	C15




Clock Generator Circuit

Sheet 1 of 12


VFU CPU



Reset Circuit  
 Sheet 2 of 12  
 VFU CPU




Interrupt Circuit  
 Sheet 3 of 12  
 VFU CPU



Z 80 CPU

①




CPU

Sheet 4 off 12

VFU CPU







Wait Circuit

Sheet 5 of 12



VFU CPU



Control and Address  
Decoder  
Sheet 6 of 12  
VFU CPU



Memory Circuit  
 Sheet 7 off 12  
 VFU CPU




(12)

8255

8255 Circuit

Sheet 8 of 12

VFU CPU



Output and Display  
 Sheet 9 of 12  
 VFU CPU

16 - - - - - Ready - - - - - ▽ M h(j)  
 3 - - - - - Line Ready - - - ▽ M k(m)  
 2 - - - - - Char Request - - ▽ M C(D)  
 4 - - - - - Data Strobe - - ▽ M A(B)  
 5 - - - - - Data 0 - - - - - ▽ M E(F)  
 6 - - - - - Data 1 - - - - - ▽ M H(J)  
 7 - - - - - Data 2 - - - - - ▽ M K(L)  
 8 - - - - - Data 3 - - - - - ▽ M M(N)  
 9 - - - - - Data 4 - - - - - ▽ M P(R)  
 10 - - - - - Data 5 - - - - - ▽ M S(T)  
 51 - - - - - Data 6 - - - - - ▽ M (Not Conected)  
 11 - - - - - Control bit - - ▽ M a(b)  
 12 - - - - - Processor MC - - ▽ M n(p)  
 27 - - - - - + 5 Volt - - - - ▽ M FF(HH)

13 - - - - - Ready - - - - - ▽ F h(j)  
 14 - - - - - Line Ready - - - ▽ F k(m)  
 15 - - - - - Char Request - - ▽ F C(D)  
 1 - - - - - Data Strobe - - ▽ F A(B)  
 17 - - - - - Data 0 - - - - - ▽ F E(F)  
 18 - - - - - Data 1 - - - - - ▽ F H(J)  
 19 - - - - - Data 2 - - - - - ▽ F K(L)  
 20 - - - - - Data 3 - - - - - ▽ F M(N)  
 21 - - - - - Data 4 - - - - - ▽ F P(R)  
 22 - - - - - Data 5 - - - - - ▽ F S(T)  
 52 - - - - - Data 6 - - - - - ▽ F (Not Conected)  
 23 - - - - - Control bit - - ▽ F a(b)  
 24 - - - - - Processor MC - - ▽ F z(y)  
 25 - - - - - 6 / 8 LPI Out - ▽ F DD(EE)  
 26 - - - - - 6 / 8 LPI In - - ▽ F BB(CC)  
 28 - - - - - + 5 Volt - - - - ▽ F FF(HH)

Note 1:  Edge Connector

Note 2: ▽ Male (M) or Female (F) Amphenol Plug

Note 3 Characters in brackets denote  
Twisted Pair Earth Returns

Connector Cables

Sheet 10 of 12

VFU CPU

Connect jumper into female plug (from computer)  
BB to DD , CC to EE  
This is to ensure 6/8 LPI continuity should the VFU CPU be  
removed

Connect jumper into Test Boxes  
BB to DD , CC to EE

Connect pin z to Board A4B10 Pin B10 to allow power on  
reset

Miscellaneous  
Sheet 11 of 12  
VFU CPU

<u>Chip Number</u>	<u>Type</u>	<u>Gates used</u>	<u>Description</u>
1	Z80	-	CPU
2	74LS244	A11	Buffer
3	74LS244	A11	Buffer
4	74LS244	7 off 8	Buffer
5	74LS245	A11	Bidirectional Buffer
6	74LS32	A11	Quad 2 Input OR
7	74LS04	4	Hex Inverter
8	74LS04	A11	Hex Inverter
9	74123	A11	Dual Monostable
10	2716	-	EPR0M
11	6116	-	Static RAM
12	8255	-	Interface
13	7417	A11	Hex Open Collector Buffers
14	7417	A11	Hex Open Collector Buffers
15	74LS42	A11	BCD 4 to 10 Line Decoder
16	74121	A11	Monostable
17	7474	A11	Flip Flop
18	74132	A11	Quad Nand
19	74LS00	3	Quad Nand
20	7417	4	Hex Open Collector Buffers
21	74LS32	3	Quad 2 Input OR
22			Not Used
23	74LS74	A11	Dual Flip Flops
24	74LS74	A11	Dual Flip Flops

Chip Count


Sheet 12 off 12

VFU CPU






2X artwork 1 Jan 80 00:52:20  
z80217.cb  
V1.0 rj3 holes: 716 component side  
approximate size: 6.35 by 5.85 inches



2x artwork 1 Jan 88 01:10:34  
z8027.pcb  
v1.3 3 holes 718 solder side  
approximate size 6.35 by 5.65 inches



Appendix D

VFU CPU Software Listing

VFU CPU Software Listing	- - - - -	D1
Cross Index	- - - - -	D6

```

1          ORG 0000H
2          LOAD 6000H
3          ;
4          ;DATE 1987.8.14
5          ;TIME 9.20
6          ;TITLE. NEW 2
7          ;TAPE NO. 2
8          ;START. 357
9          ;
10         ;MEMORY
11         ;
12         ;
13         ;ROM=0000-07FF
14         ;RAM=0800-0FFF
15         ;8255=9000-9003
16         ;6/8 OUT=8000
17         ;
18         ;
19         ;RAM BREAKDOWN
20         ;
21         ;PRINTER BUFFER=0800-0E00
22         ;VFU BUFFER      =0E01-0F00
23         ;STACK POINTER =0F02-0FFF
24         ;COMMAND        =0F01
25         ;
26         VFCH:      EQU 9H
27         OUT:       EQU 9000H
28         OUTC:     EQU 9002H
29         IN:       EQU 9001H
30         INC:      EQU 9002H
31         START:    EQU 0800H
32         STOP:     EQU 0E00H
33         COMMAND:  EQU 0F01H
34         VFUSTART: EQU 0E01H
35         VFUSTOP:  EQU 0F00H
36         ;
37         ;
38         ;
39         ;INITIALIZE
40         ;
41         ;
42 0000 31FF0F      LD  SP,0FFFH          ;SET STACK POINTER
43 0003 ED56        IM  1              ;SET INTERRUPT MODE 1
44 0005 3E8A        LD  A,8AH          ;8255 CONTROLL WORD 6
45 0007 320390      LD  (9003H),A        ;A,C0-3=OUT,B,C4-7=IN
46 000A 110008      LD  DE,START        ;BUFFER START
47 000D 210008      LD  HL,START        ;BUFFER START
48 0010 01000E      LD  BC,STOP         ;BUFFER STOP
49 0013 D9          EXX              ;EXCHANGE REGISTERS
50 0014 11010E      LD  DE,VFUSTART     ;VFU BUFFER START
51 0017 01000F      LD  BC,VFUSTOP      ;VFU BUFFER STOP
52 001A D9          EXX              ;EXCHANGE REGISTERS AGAIN
53 001B 3EFF        LD  A,0FFH
54 001D 32010F      LD  (COMMAND),A     ;SET COMMAND HI
55 0020 CD4E00      CALL CLEAR         ;CLEAR MEMORY
56 0023 FB          EI              ;ENABLE INTERUPT
57 0024 210290      LD  HL,OUTC        ;SET FOR OUTPUT
58 0027 CBC6        SET  0,(HL)        ;SET STROBE PRINTER
59 0029 CBCE        SET  1,(HL)        ;SET CHAR REQ D116
60 002B CBD6        SET  2,(HL)        ;SET LINE READY D116

```

```

61 002D CBDE          SET 3,(HL)          ;SET READY D116
62 002F C37500       JP  VSTART          ;INPUT/OUTPUT
63                   ;
64                   ;
65                   ;LEAVE OUT THIS AREA
66                   DS  06H
67                   ;
68                   ;
69                   ;START OF INTERRUPT
70                   ;
71                   ;
72 0038 F3           DI                   ;DISABLE INTERRUPTS
73 0039 F5           PUSH AF
74 003A D9           EXX                   ;EXCHANGE REGISTERS
75 003B 1A           LD  A,(DE)           ;GET DATA
76 003C 320080       LD  (8000H),A          ;OUTPUT IT TO 6/8LPI
77 003F C84F         BIT  1,A            ;TEST FOR TOF
78 0041 2806         JR  Z,TOF
79 0043 13           INC  DE
80 0044 D9           LEAVE:  EXX           ;EXCHANGE REGISTERS
81 0045 F1           POP  AF
82 0046 FB           EI                   ;ENABLE INTERRUPTS
83 0047 ED4D         RETI                  ;RETURN FROM INTERRUPT
84 0049 11010E       TOF:  LD  DE,VFUSTART  ;RESET POINTER
85 004C 18F6         JR  LEAVE
86                   ;
87                   ;
88                   ;CLEAR MEMORY BUFFER
89                   ;IE FILL UP WITH FFH
90                   ;AND FILL VFU BUFFER
91                   ;WITH "00"
92                   ;
93                   ;
94 004E D5           CLEAR:  PUSH DE
95 004F F5           PUSH AF
96 0050 C5           PUSH BC
97 0051 3EFF         LOOPC:  LD  A,0FFH
98 0053 12           LD  (DE),A
99 0054 13           INC  DE
100 0055 CD6E00      CALL COMPARE
101 0058 C25100      JP  NZ,LOOPC
102                   ;
103                   ;
104 005B 01000F       LD  BC,VFUSTOP
105 005E 11010E       LD  DE,VFUSTART
106 0061 3E00         LOOPC2: LD  A,00
107 0063 12           LD  (DE),A
108 0064 13           INC  DE
109 0065 CD6E00      CALL COMPARE
110 0068 20F7        JR  NZ,LOOPC2
111 006A C1           POP  BC
112 006B F1           POP  AF
113 006C D1           POP  DE
114 006D C9           RET
115                   ;
116                   ;
117                   ;
118                   ;
119                   ;
120                   ;

```

```

121 ;
122 ;
123 ;
124 ;COMPARE DE TO BC
125 ;ACC A DESTROYED
126 ;Z=0 IF EQUAL
127 ;
128 006E 7A COMPARE: LD A,D
129 006F B8 CP B ;COMPARE D&B
130 0070 2002 JR NZ,HOME
131 0072 7B LD A,E
132 0073 B9 CP C ;COMPARE E&C
133 0074 C9 HOME: RET ;RETURN TO CALLER
134 ;
135 ;
136 0075 210290 VSTART: LD HL,INC ;SET UP INPUT PORT
137 0078 110008 LD DE,START ;SET UP BUFFER START
138 007B CB9E RES 3,(HL) ;RESET READY OUT
139 007D CB96 RES 2,(HL) ;RESET LINE READY OUT
140 007F CBCE INPUTX: SET 1,(HL) ;SET CHARREQ
141 0081 CB8E RES 1,(HL) ;RESET CHARREQ
142 0083 3A0190 LD A,(IN) ;GET DATA
143 0086 CB77 BIT 6,A ;TEST FOR CONTROLL BIT
144 0088 200C JR NZ,EOLINE ;YES,IT IS
145 008A 7E INPUTY: LD A,(HL) ;NO,GET FLAGS
146 008B CB67 BIT 4,A ;TEST STROBE
147 008D 20FB JR NZ,INPUTY ;NO,LOOP BACK,&
                                                    WAIT
148 008F 3A0190 LD A,(IN) ;GET DATA
149 0092 12 LD (DE),A ;AND SAVE IT
150 0093 13 INC DE ;INCREMENT POINTER
151 0094 18E9 JR INPUTX ;GET NEXT CHARACTER
152 0096 110008 EOLINE: LD DE,START
153 0099 1A LD A,(DE) ;GET FIRST CHARACTER
154 009A FE01 CP 1 ;IS IT A 1
155 009C 2877 JR Z,SETVFU ;YES,SET VFU TABLE
156 009E 7E LOOPCR: LD A,(HL) ;WAIT FOR PRINTER
157 009F CB6F BIT 5,A ;TESTCHARREQ
158 00A1 20FB JR NZ,LOOPCR ;NOT READY
159 00A3 1840 JR OUTPUT1 ;YES,READY
160 ;
161 ;
162 00A5 210290 LOOP: LD HL,INC
163 00A8 110008 LD DE,START ;MEMORY BUFFER START
164 00AB 7E TESTRI: LD A,(HL) ;TEST READY IN
165 00AC CB7F BIT 7,A
166 00AE 204F JR NZ,SETRO ;ITS A 1,SET READY OUT
167 00B0 CB9E RES 3,(HL) ;ITS A 0,TELL D116
168 ;
169 ;
170 00B2 7E TESTLRI: LD A,(HL) ;TEST LINEREADYIN
171 00B3 CB77 BIT 6,A
172 00B5 2050 JR NZ,SETLRO ;ITS A 1,SET LINERDOUT
173 00B7 CB96 RES 2,(HL) ;ITS A 0,TELL D116
174 ;
175 ;
176 ;
177 ;
178 00B9 7E TESTCRI: LD A,(HL) ;TEST CHAR.REQST
179 00BA CB6F BIT 5,A
180 00BC 204F JR NZ,SETCRO ;ITS A 1,SET CHARREQ

```

```

181 00BE CBCE      INPUT:      SET  1,(HL)          ;MAKE IT HI
182 00C0 CB8E      RES  1,(HL)          ;NOW MAKE IT LO
183 00C2 3A0190    LD   A,(IN)          ;TEST CONTROLL BIT
184 00C5 CB77      BIT  6,A
185 00C7 200C      JR   NZ,OUTPUT4     ;ITS A 1,END LINE INP
186 00C9 7E        INPUT2:    LD   A,(HL)          ;TEST STROBE IN
187 00CA CB67      BIT  4,A
188 00CC 20FB      JR   NZ,INPUT2      ;NOT YET SO LOOP BACK
189                ;
190 00CE 3A0190    LD   A,(IN)          ;GET DATA
191 00D1 12         LD   (DE),A          ;STORE IN MEMORY
192 00D2 13         INC  DE              ;INCREMENT MEMORY POINTER
193 00D3 18E9      JR   INPUT
194                ;
195 00D5 12         OUTPUT4:   LD   (DE),A
196 00D6 47         LD   B,A              ;SAVE CONTROLL WORD
197 00D7 1B        REDUCE1:  DEC  DE              ;DECREMENT MEMPOINTR
198 00D8 1A         LD   A,(DE)          ;GET DATA
199 00D9 FE20      CP   400             ;CHECK FOR A SPACE
200 00DB 2834      JR   Z,REDUCE2     ;REPLACE WITH CONTRWRD
201                ;
202                ;
203 00DD 110008    LD   DE,START       ;GET START OF BUFFER
204 00E0 1A         LD   A,(DE)          ;CHECK DATA
205 00E1 FE01      CP   1               ;COMPARE TO 1
206 00E3 2830      JR   Z,SETVFU      ;YES,SET UP VFU TABLE
207                ;
208                ;
209 00E5 CBD6      OUTPUT1:  SET  2,(HL)          ;SET LINE READY
210 00E7 110008    OUTPUT:   LD   DE,START     ;RESET DE
211 00EA 1A        OUTPUT3:  LD   A,(DE)          ;GET DATA
212 00EB 320090    LD   (OUT),A        ;SEND IT
213 00EE CB86      RES  0,(HL)          ;RESET STROBE
214 00F0 7E        CRIN:    LD   A,(HL)          ;CHECK FLAGS
215 00F1 CB6F      BIT  5,A            ;WAIT FOR CHARREQ
216 00F3 28FB      JR   Z,CRIN        ;WAIT FOR CHARREQ
217 00F5 CBC6      SET  0,(HL)          ;SET STROBE
218 00F7 1A         LD   A,(DE)          ;GET DATA AGAIN
219 00F8 CB77      BIT  6,A            ;CHECK FOR CONTROLBIT
220 00FA 20A9      JR   NZ,LOOP        ;YES,EOL,START NEWLINE
221                ;
222 00FC 13         INC  DE              ;NO,INCREMENT POINTER
223 00FD 18EB      JR   OUTPUT3        ;AND LOOP
224                ;
225 00FF C8DE      SETRO:   SET  3,(HL)          ;SET READY
226 0101 CBD6      SET  2,(HL)          ;SET LINE READY
227 0103 CBCE      SET  1,(HL)          ;SET CHARREQ
228 0105 18A4      JR   TESTRI
229                ;
230                ;
231 0107 CBD6      SETLRO:  SET  2,(HL)          ;SET LINE READY
232 0109 CBCE      SET  1,(HL)          ;SET CHARREQ
233 010B 189E      JR   TESTRI
234                ;
235                ;
236 010D CBCE      SETCRO:  SET  1,(HL)          ;SET CHARREQ
237 010F 189A      JR   TESTRI
238                ;
239                ;
240                ;

```



```
241 0111 47      REDUCE2:  LD  B,A           ;GET CONTROLL WORD
242 0112 12      LD  (DE),A       ;AND STORE IT
243 0113 18C2    JR   REDUCE1       ;REPEAT LOOP
244              ;
245              ;
246 0115 11010E  SETVFU:  LD  DE,VFUSTART   ;TABLE START
247 0118 010108  LD  BC,START+1       ;BUFFER START+1(DATA)
248 011B 0A      LOOPVFU:  LD  A,(BC)        ;GET DATA
249 011C 12      LD  (DE),A       ;STORE IT
250 011D 13      INC  DE
251 011E 03      INC  BC
252 011F CB77    BIT  6,A           ;TEST FOR CONTROLL BIT
253 0121 28F8    JR   Z,LOOPVFU
254 0123 C3A500  JP   LOOP
255              ;
256              ;
257              END
```


COMMAND	0F01 CLEAR	004E COMPARE	006E CRIN	00F0
EOLINE	0096 HOME	0074 IN	9001 INC	9002
INPUTX	007F INPUTY	008A INPUT	00BE INPUT2	00C9
LEAVE	0044 LOOPC	0051 LOOPC2	0061 LOOPCR	009E
LOOP	00A5 LOOPVFU	011B OUT	9000 OUTC	9002
OUTPUT4	00D5 OUTPUT1	00E5 OUTPUT	00E7 OUTPUT3	00EA
REDUCE1	00D7 REDUCE2	0111 START	0800 STOP	0E00
SETRO	00FF SETLRO	0107 SETCRO	010D SETVFU	0115
TOF	0049 TESTRI	00AB TESTLRI	00B2 TESTCRI	00B9
VFCH	0009 VFUSTART	0E01 VFUSTOP	0F00 VSTART	0075

Appendix E

Z80 Architecture and Instructions

Internal Z80 Organization	- - - - -	E1
Z80 Instruction Codes	- - - - -	E2

Z80 HARDWARE ORGANIZATION



Internal Z80 Organization

## Z80 INSTRUCTION CODES

(The literal d is shown as 05 in the object code.)

OBJ CODE	SOURCE STATEMENT	OBJ CODE	SOURCE STATEMENT
8E	ADC A,(HL)	E620	AND n
DD8E05	ADC A,(IX+d)	CB46	BIT 0,(HL)
FD8E05	ADC A,(IY+d)	DDC80546	BIT 0,(IX+d)
8F	ADC A,A	FDC80546	BIT 0,(IY+d)
88	ADC A,B	CB47	BIT 0,A
89	ADC A,C	CB40	BIT 0,B
8A	ADC A,D	CB41	BIT 0,C
8B	ADC A,E	CB42	BIT 0,D
8C	ADC A,H	CB43	BIT 0,E
8D	ADC A,L	CB44	BIT 0,H
CE20	ADC A,n	CB45	BIT 0,L
ED4A	ADC HL,BC	CB4E	BIT 1,(HL)
ED5A	ADC HL,DE	DDC8054E	BIT 1,(IX+d)
ED6A	ADC HL,HL	FDC8054E	BIT 1,(IY+d)
ED7A	ADC HL,SP	CB4F	BIT 1,A
86	ADD A,(HL)	CB48	BIT 1,R
DD8605	ADD A,(IX+d)	CB49	BIT 1,C
FD8605	ADD A,(IY+d)	CB4A	BIT 1,D
87	ADD A,A	CB4B	BIT 1,E
80	ADD A,B	CB4C	BIT 1,H
81	ADD A,C	CB4D	BIT 1,L
82	ADD A,D	CB56	BIT 2,(HL)
83	ADD A,E	DDC80556	BIT 2,(IX+d)
84	ADD A,H	FDC80556	BIT 2,(IY+d)
85	ADD A,L	CB57	BIT 2,A
C620	ADD A,n	CB50	BIT 2,B
09	ADD HL,BC	CB51	BIT 2,C
19	ADD HL,DE	CB52	BIT 2,D
29	ADD HL,HL	CB53	BIT 2,E
39	ADD HL,SP	CB54	BIT 2,H
DD09	ADD IX,BC	CB55	BIT 2,L
DD19	ADD IX,DE	CB5E	BIT 3,(HL)
DD29	ADD IX,IX	DDC8055E	BIT 3,(IX+d)
DD39	ADD IX,SP	FDC8055E	BIT 3,(IY+d)
FD09	ADD IY,BC	CB5F	BIT 3,A
FD19	ADD IY,DE	CB58	BIT 3,B
FD29	ADD IY,IY	CB59	BIT 3,C
FD39	ADD IY,SP	CB5A	BIT 3,D
A6	AND (HL)	CB5B	BIT 3,E
DDA605	AND (IX+d)	CB5C	BIT 3,H
FDA605	AND (IY+d)	CB5D	BIT 3,L
A7	AND A	CB66	BIT 4,(HL)
A0	AND B	DDC80566	BIT 4,(IX+d)
A1	AND C	FDC80566	BIT 4,(IY+d)
A2	AND D	CB67	BIT 4,A
A3	AND E	CB60	BIT 4,B
A4	AND H	CB61	BIT 4,C
A5	AND L	CB62	BIT 4,D

OBJ CODE	SOURCE STATEMENT
CB63	BIT 4,E
CB64	BIT 4,H
CB65	BIT 4,L
CB6E	BIT 5,(HL)
DOCB056E	BIT 5,(IX+d)
FDCB056E	BIT 5,(IY+d)
CB6F	BIT 5,A
CB68	BIT 5,B
CB69	BIT 5,C
CB6A	BIT 5,D
CB6B	BIT 5,E
CB6C	BIT 5,H
CB6D	BIT 5,L
CB76	BIT 6,(HL)
DOCB0576	BIT 6,(IX+d)
FDCB0576	BIT 6,(IY+d)
CB77	BIT 6,A
CB70	BIT 6,B
CB71	BIT 6,C
CB72	BIT 6,D
CB73	BIT 6,E
CB74	BIT 6,H
CB75	BIT 6,L
CB7E	BIT 7,(HL)
DOCB057E	BIT 7,(IX+d)
FDCB057E	BIT 7,(IY+d)
CB7F	BIT 7,A
CB78	BIT 7,B
CB79	BIT 7,C
CB7A	BIT 7,D
CB7B	BIT 7,E
CB7C	BIT 7,H
CB7D	BIT 7,L
DCB405	CALL C,nn
FCB405	CALL M,nn
D4B405	CALL NC,nn
C4B405	CALL NZ,nn
F4B405	CALL P,nn
ECB405	CALL PE,nn
E4B405	CALL PO,nn
CCB405	CALL Z,nn
CB8405	CALL nn
JF	CCF
BE	CP (HL)
DDBE05	CP (IX+d)
FD8E05	CP (IY+d)
BF	CP A
B8	CP B
B9	CP C
BA	CP D
BB	CP E
BC	CP H
BD	CP L
FE20	CP n
EDA9	CPD
EDB9	CPDR

OBJ CODE	SOURCE STATEMENT
EDB1	CPDR
EDA1	CPI
2F	CPL
27	DAA
35	DEC (HL)
DD3505	DEC (IX+d)
FD3505	DEC (IY+d)
3D	DEC A
05	DEC B
08	DEC BC
00	DEC C
15	DEC D
18	DEC DE
1D	DEC E
25	DEC H
28	DEC HL
DD28	DEC IX
FD28	DEC IY
2D	DEC L
38	DEC SP
F3	DI
102E	DJNZ e
FB	EI
E3	EX (SP),HL
DD23	EX (SP),IX
FDE3	EX (SP),IY
08	EX AF,AF
E8	EX DE,HL
09	EXX
76	HALT
ED46	IM 0
ED56	IM 1
ED5E	IM 2
ED78	IN A,(C)
ED40	IN B,(C)
ED48	IN C,(C)
ED50	IN D,(C)
ED58	IN E,(C)
ED60	IN H,(C)
ED68	IN L,(C)
J4	INC (HL)
DD3405	INC (IX+d)
FD3405	INC (IY+d)
3C	INC A
04	INC B
03	INC BC
0C	INC C
14	INC D
13	INC DE
1C	INC E
24	INC H
23	INC HL
DD23	INC IX
FD23	INC IY
2C	INC L
33	INC SP
DB20	IN A,(n)

OBJ CODE	SOURCE STATEMENT
F11AA	INC.
F11HA	INDH
F11A2	INI
FDB2	INIH
C38405	JP nn
E9	JP (HL)
DDE9	JP (IX)
FDE9	JP (IX)
DA8405	JP C,nn
FA8405	JP M,nn
D28405	JP NC,nn
C28405	JP NZ,nn
F28405	JP P,nn
EA8405	JP PE,nn
E28405	JP PO,nn
CA8405	JP Z,nn
382E	JR C,r
302E	JR NC,r
202E	JR NZ,c
282E	JR Z,e
182E	JR Z,HL
07	LD (HL),A
12	LD (DE),A
77	LD (HL),A
70	LD (HL),R
71	LD (HL),L
72	LD (HL),D
73	LD (HL),E
74	LD (HL),H
75	LD (HL),L
3620	LD (HL),n
DD7705	LD (IX+d),A
DD7005	LD (IX-d),B
DD7105	LD (IX-d),C
DD7205	LD (IX-d),D
DD7305	LD (IX-d),E
DD7405	LD (IX-d),H
DD7505	LD (IX-d),L
DD360520	LD (IX-d),n
FD7705	LD (IY+d),A
FD7005	LD (IY-d),B
FD7105	LD (IY-d),C
FD7205	LD (IY-d),D
FD7305	LD (IY-d),E
FD7405	LD (IY-d),H
FD7505	LD (IY-d),L
FD360520	LD (IY-d),n
328405	LD (nn),A
ED438405	LD (nn),BC
ED538405	LD (nn),DE
228405	LD (nn),HL
DD228405	LD (nn),IX
FD228405	LD (nn),IY
ED738405	LD (nn),SP
0A	LD A,(BC)
1A	LD A,(DE)
7E	LD A,(HL)

OBJ CODE	SOURCE STATEMENT
DD7E05	LD A,(IX+d)
F17F05	LD A,(IY+d)
3A8405	LD A,(nn)
7F	LD A,A
78	LD A,B
79	LD A,C
7A	LD A,D
7B	LD A,E
7C	LD A,H
ED57	LD A,I
7D	LD A,L
3E20	LD A,n
ED5F	LD A,R
46	LD B,(HL)
DD4605	LD B,(IX+d)
FD4605	LD B,(IY+d)
47	LD B,A
40	LD B,B
41	LD B,C
42	LD B,D
43	LD B,E
44	LD B,H
45	LD B,L
0620	LD B,n
ED488405	LD BC,(nn)
018405	LD NC,nn
4E	LD C,(HL)
DD4E05	LD C,(IX+d)
FD4E05	LD C,(IY+d)
4F	LD C,A
48	LD C,B
49	LD C,C
4A	LD C,D
4B	LD C,E
4C	LD C,H
4D	LD C,L
0E20	LD C,n
56	LD D,(HL)
DD5605	LD D,(IX+d)
FD5605	LD D,(IY+d)
57	LD D,A
50	LD D,B
51	LD D,C
52	LD D,D
53	LD D,E
54	LD D,H
55	LD D,L
1620	LD D,n
ED588405	LD DE,(nn)
118405	LD DE,nn
5E	LD E,(HL)
DD5E05	LD E,(IX+d)
FD5E05	LD E,(IY+d)
5F	LD E,A
58	LD E,B
59	LD E,C
5A	LD E,D

OBJ CODE	SOURCE STATEMENT
58	LD E,E
5C	LD E,H
5D	LD E,L
1E20	LD E,n
66	LD H,(HL)
DD6605	LD H,(IX+d)
FD6605	LD H,(IY+d)
67	LD H,A
67	LD H,R
67	LD H,C
62	LD H,D
63	LD H,E
64	LD H,H
65	LD H,L
2620	LD H,n
2A8405	LD HL,(nn)
218405	LD HL,nn
ED47	LD I,A
DD2A8405	LD IX,(nn)
DD218405	LD IX,nn
FD2A8405	LD IY,(nn)
FD218405	LD IY,nn
6E	LD L,(HL)
DD6E05	LD L,(IX+d)
FD6E05	LD L,(IY+d)
6F	LD L,A
68	LD L,B
69	LD L,C
6A	LD L,D
6B	LD L,E
6C	LD L,H
6D	LD L,L
2E20	LD L,n
ED4F	LD R,A
ED788405	LD SP,(nn)
F9	LD SP,HL
DDF9	LD SP,IX
FDf9	LD SP,IY
318405	LD SP,nn
EDA8	LDD
ED88	LDDR
EDA0	LDI
ED80	LDIR
ED44	NEG
00	NOP
B6	OR (HL)
DD8605	OR (IX+d)
FD8605	OR (IY+d)
B7	OR A
B0	OR B
B1	OR C
B2	OR D
B3	OR E
B4	OR H
B5	OR L
F620	OR n
ED88	OTDR

OBJ CODE	SOURCE STATEMENT
ED83	OTIR
ED79	OUT (C),A
ED41	OUT (C),B
ED49	OUT (C),C
ED51	OUT (C),D
ED59	OUT (C),E
ED61	OUT (C),H
ED69	OUT (C),L
D370	OUT (n),A
EDAB	OUTD
EDA3	OUTI
F1	POP AF
C1	POP BC
D1	POP DE
E1	POP HL
DDE1	POP IX
FDE1	POP IY
F5	PUSH AF
C5	PUSH BC
D5	PUSH DE
E5	PUSH HL
DDE5	PUSH IX
FDE5	PUSH IY
C886	RES 0,(HL)
DDC80586	RES 0,(IX+d)
FDC80586	RES 0,(IY+d)
C887	RES 0,A
C880	RES 0,B
C881	RES 0,C
C882	RES 0,D
C883	RES 0,E
C884	RES 0,H
C885	RES 0,L
C88E	RES 1,(HL)
DDC8058E	RES 1,(IX+d)
FDC8058E	RES 1,(IY+d)
C88F	RES 1,A
C888	RES 1,B
C889	RES 1,C
C88A	RES 1,D
C88B	RES 1,E
C88C	RES 1,H
C88D	RES 1,L
C896	RES 2,(HL)
DDC80596	RES 2,(IX+d)
FDC80596	RES 2,(IY+d)
C897	RES 2,A
C890	RES 2,B
C891	RES 2,C
C892	RES 2,D
C893	RES 2,E
C894	RES 2,H
C895	RES 2,L
C89E	RES 3,(HL)
DDC8059E	RES 3,(IX+d)
FDC8059E	RES 3,(IY+d)



OBJ CODE	SOURCE STATEMENT
CB9F	RES 3.A
CB98	RES 3.B
CB99	RES 3.C
CB9A	RES 3.D
CB98	RES 3.E
CB9C	RES 3.H
CB9D	RES 3.L
CBA6	RES 4.(HL)
DDCB05A6	RES 4.(IX+d)
FDCB05A6	RES 4.(IY+d)
CBA7	RES 4.A
CBA0	RES 4.B
CBA1	RES 4.C
CBA2	RES 4.D
DBA3	RES 4.E
CBA4	RES 4.H
CBA5	RES 4.L
CBAE	RES 5.(HL)
DDCB05AE	RES 5.(IX+d)
FDCB05AE	RES 5.(IY+d)
CBAF	RES 5.A
CBA8	RES 5.B
CBA9	RES 5.C
CBAA	RES 5.D
CBAB	RES 5.E
CBAC	RES 5.H
CBAD	RES 5.L
CHHG	RES 6.(HL)
DDCB05B6	RES 6.(IX+d)
FDCB05B6	RES 6.(IY+d)
CBB7	RES 6.A
CBB0	RES 6.B
CBB1	RES 6.C
CBB2	RES 6.D
CBB3	RES 6.E
CBB4	RES 6.H
CBB5	RES 6.L
CBBE	RES 7.(HL)
DDCB05BE	RES 7.(IX+d)
FDCB05BE	RES 7.(IY+d)
CBBF	RES 7.A
CBB8	RES 7.B
CBB9	RES 7.C
CBBA	RES 7.D
CBBB	RES 7.E
CBBC	RES 7.H
CBBD	RES 7.L
CS	RET
DB	RET C
FB	RET M
DO	RET NC
CO	RET NZ
FO	RET P
EB	RET PE
EO	RET PO
CB	RET Z

OBJ CODE	SOURCE STATEMENT
ED4D	RET1
ED45	RETN
CB16	RL (HL)
DDCB0516	RL (IX+d)
FDCB0516	RL (IY+d)
CB17	RL A
CB10	RL B
CB11	RL C
CB12	RL D
CB13	RL E
CB14	RL H
CB15	RL L
17	RLA
CB06	RLC (HL)
DDCB0506	RLC (IX+d)
FDCB0506	RLC (IY+d)
CB07	RLC A
CB00	RLC B
CB01	RLC C
CB02	RLC D
CB03	RLC E
CB04	RLC H
CB05	RLC L
07	RLCA
ED6F	RLD
CB1E	RR (HL)
DDCB051E	RR (IX+d)
FDCB051E	RR (IY+d)
CB1F	RR A
CB18	RR B
CB19	RR C
CB1A	RR D
CB1B	RR E
CB1C	RR H
CB1D	RR L
1F	RAA
CB0E	RAR (HL)
DDCB050E	RAR (IX+d)
FDCB050E	RAR (IY+d)
CB0F	RAR A
CB08	RAR B
CB09	RAR C
CB0A	RAR D
CB0B	RAR E
CB0C	RAR H
CB0D	RAR L
0F	RRCA
ED67	RRD
C7	RST 00H
CF	RST 08H
D7	RST 10H
DF	RST 18H
E7	RST 20H
EF	RST 28H
F7	RST 30H
FF	RST 38H
DE70	SAC A,n

OBJ CODE	SOURCE STATEMENT
9E	SBC A,(HL)
DD9E05	SBC A,(IX+d)
FD9E05	SBC A,(IY+d)
9F	SBC A,A
98	SBC A,B
99	SBC A,C
9A	SBC A,D
9B	SBC A,E
9C	SBC A,H
9D	SBC A,L
ED47	SRL HL,BC
ED52	SRL HL,DE
ED62	SRL HL,HL
ED72	SBC HL,SP
37	SCF
CBC6	SET 0,(HL)
DDCB05C6	SET 0,(IX+d)
FDCB05C6	SET 0,(IY+d)
CBC7	SET 0,A
CBC0	SET 0,B
CBC1	SET 0,C
CBC2	SET 0,D
CBC3	SET 0,E
CBC4	SET 0,H
CBC5	SET 0,L
CBC E	SET 1,(HL)
DDCB05CE	SET 1,(IX+d)
FDCB05CE	SET 1,(IY+d)
CBCF	SET 1,A
CBC8	SET 1,B
CBC9	SET 1,C
CBCA	SET 1,D
CBCB	SET 1,E
CBC C	SET 1,H
CBCD	SET 1,L
CBD6	SET 2,(HL)
DDCB05D6	SET 2,(IX+d)
FDCB05D6	SET 2,(IY+d)
CBD7	SET 2,A
CBD0	SET 2,B
CBD1	SET 2,C
CBD2	SET 2,D
CBD3	SET 2,E
CBD4	SET 2,H
CBD5	SET 2,L
CBD8	SET 3,B
CBD E	SET 3,(HL)
DDCB05DE	SET 3,(IX+d)
FDCB05DE	SET 3,(IY+d)
CBD F	SET 3,A
CBD9	SET 3,C
CBD A	SET 3,D
CBD B	SET 3,E
CBD C	SET 3,H
CBD D	SET 3,L
CBE6	SET 4,(HL)

OBJ CODE	SOURCE STATEMENT
DDCB05E6	SET 4,(IX+d)
FDCB05E6	SET 4,(IY+d)
CBE7	SET 4,A
CBE0	SET 4,B
CBE1	SET 4,C
CBE2	SET 4,D
CBE3	SET 4,E
CBE4	SET 4,H
CBE5	SET 4,L
CBE E	SET 5,(HL)
DDCB05FF	SET 5,(IX+d)
FDCB05FF	SET 5,(IY+d)
CBE F	SET 5,A
CBE6	SET 5,B
CBE9	SET 5,C
CBE A	SET 5,D
CBE B	SET 5,E
CBE C	SET 5,H
CBE D	SET 5,L
CBF6	SET 6,(HL)
DDCB05F6	SET 6,(IX+d)
FDCB05F6	SET 6,(IY+d)
CBF7	SET 6,A
CBF0	SET 6,B
CBF1	SET 6,C
CBF2	SET 6,D
CBF3	SET 6,E
CBF4	SET 6,H
CBF5	SET 6,L
CBF E	SET 7,(HL)
DDCB05FE	SET 7,(IX+d)
FDCB05FE	SET 7,(IY+d)
CBF F	SET 7,A
CBF8	SET 7,B
CBF9	SET 7,C
CBF A	SET 7,D
CBF B	SET 7,E
CBF C	SET 7,H
CBF D	SET 7,L
CB26	SLA (HL)
DDCB0526	SLA (IX+d)
FDCB0526	SLA (IY+d)
CB27	SLA A
CB20	SLA B
CB21	SLA C
CB22	SLA D
CB23	SLA E
CB24	SLA H
CB25	SLA L
CB2 E	SRA (HL)
DDCB052E	SRA (IX+d)
FDCB052E	SRA (IY+d)
CB2 F	SRA A
CB28	SRA B
CB29	SRA C
CB2 A	SRA D

OBJ CODE	SOURCE STATEMENT
CB2B	SRA E
CB2C	SRA H
CB2D	SRA L
CB3E	SRL (HL)
DDCB053E	SRL (IX+d)
FDCB053E	SRL (IY+d)
CB3F	SRL A
CB3B	SRL B
CB39	SRL C
CB3A	SRL D
CB3B	SRL E
CB3C	SRL H
CB3D	SRL L
96	SUB (HL)
DD9605	SUB (IX+d)
FD9605	SUB (IY+d)
97	SUB A
90	SUB B
91	SUB C
92	SUB D
93	SUB E
94	SUB H
95	SUB L
D620	SUB n
AE	XOR (HL)
DDAE05	XOR (IX+d)
FDAE05	XOR (IY+d)
AF	XOR A
AB	XOR B
A9	XOR C
AA	XOR D
AB	XOR E
AC	XOR H
AD	XOR L
EE20	XOR n

Appendix F

Mini Computer Mnemonics

Mini Computer Instruction Mnemonics - - - F1

## INSTRUCTION MNEMONICS

### ALPHABETIC LISTING

ADC	102000	Add the complement of ACS to ACD; use Carry as base for carry bit.
ADCC	102060	Add the complement of ACS to ACD; use complement of Carry as base for carry bit.
ADCCL	102160	Add the complement of ACS to ACD; use complement of Carry as base for carry bit; rotate left.
ADCCR	102260	Add the complement of ACS to ACD; use complement of Carry as base for carry bit; rotate right.
ADCCS	102360	Add the complement of ACS to ACD; use complement of Carry as base for carry bit; swap halves of result.
ADCL	102100	Add the complement of ACS to ACD; use Carry as base for carry bit; rotate left.
ADCO	102040	Add the complement of ACS to ACD; use 1 as base for carry bit.
ADCOL	102140	Add the complement of ACS to ACD; use 1 as base for carry bit; rotate left.
ADCOR	102240	Add the complement of ACS to ACD; use 1 as base for carry bit; rotate right.
ADCOS	102340	Add the complement of ACS to ACD; use 1 as base for carry bit; swap halves of result.
ADCR	102200	Add the complement of ACS to ACD; use Carry as base for carry bit; rotate right.
ADCS	102300	Add the complement of ACS to ACD; use Carry as base for carry bit; swap halves of result.
ADCZ	102020	Add the complement of ACS to ACD; use 0 as base for carry bit.
ADCZL	102120	Add the complement of ACS to ACD; use 0 as base for carry bit; rotate left.
ADCZR	102220	Add the complement of ACS to ACD; use 0 as base for carry bit; rotate right.
ADCZS	102320	Add the complement of ACS to ACD; use 0 as base for carry bit; swap halves of result.
ADD	103000	Add ACS to ACD; use Carry as base for carry bit.
ADDC	103060	Add ACS to ACD; use complement of Carry as base for carry bit.
ADDCL	103160	Add ACS to ACD; use complement of Carry as base for carry bit; rotate left.
ADDCR	103260	Add ACS to ACD; use complement of Carry as base for carry bit; rotate right.
ADDCS	103360	Add ACS to ACD; use complement of Carry as base for carry bit; swap halves of result.
ADDL	103100	Add ACS to ACD; use Carry as base for carry bit; rotate left.
ADDO	103040	Add ACS to ACD; use 1 as base for carry bit.
ADDOL	103140	Add ACS to ACD; use 1 as base for carry bit; rotate left.

ADDOR	103240	Add ACS to ACD; use 1 as base for carry bit; rotate right.
ADDOS	103340	Add ACS to ACD; use 1 as base for carry bit; swap halves of result.
ADDR	103200	Add ACS to ACD; use Carry as base for carry bit; rotate right.
ADDS	103300	Add ACS to ACD; use Carry as base for carry bit; swap halves of result.
ADDZ	103020	Add ACS to ACD; use 0 as base for carry bit.
ADDZL	103120	Add ACS to ACD; use 0 as base for carry bit; rotate left.
ADDZR	103220	Add ACS to ACD; use 0 as base for carry bit; rotate right.
ADDZS	103320	Add ACS to ACD; use 0 as base for carry bit; swap halves of result.
AND	103400	And ACS with ACD; use Carry as carry bit.
ANDC	103460	And ACS with ACD; use complement of Carry as carry bit.
ANDCL	103560	And ACS with ACD; use complement of Carry as carry bit; rotate left.
ANDCR	103660	And ACS with ACD; use complement of Carry as carry bit; rotate right.
ANDCS	103760	And ACS with ACD; use complement of Carry as carry bit; swap halves of result.
ANDL	103500	And ACS with ACD; use Carry as carry bit; rotate left.
ANDO	103440	And ACS with ACD; use 1 as carry bit.
ANDOL	103540	And ACS with ACD; use 1 as carry bit; rotate left.
ANDOR	103640	And ACS with ACD; use 1 as carry bit; rotate right.
ANDOS	103740	And ACS with ACD; use 1 as carry bit; swap halves of result.
ANDR	103600	And ACS with ACD; use Carry as carry bit; rotate right.
ANDS	103700	And ACS with ACD; use Carry as carry bit; swap halves of result.
ANDZ	103420	And ACS with ACD; use 0 as carry bit.
ANDZL	103520	And ACS with ACD; use 0 as carry bit; rotate left.
ANDZR	103620	And ACS with ACD; use 0 as carry bit; rotate right.
ANDZS	103720	And ACS with ACD; use 0 as carry bit; swap halves of result.
COM	100000	Place the complement of ACS in ACD; use Carry as carry bit.
COMC	100060	Place the complement of ACS in ACD; use complement of Carry as carry bit.
COMCL	100160	Place the complement of ACS in ACD; use complement of Carry as carry bit; rotate left.
COMCR	100260	Place the complement of ACS in ACD; use complement of Carry as carry bit; rotate right.
COMCS	100360	Place the complement of ACS in ACD; use complement of Carry as carry bit; swap halves of result.
COML	100100	Place the complement of ACS in ACD; use Carry as carry bit; rotate left.
COMO	100040	Place the complement of ACS in ACD; use 1 as carry bit.
COMOL	100140	Place the complement of ACS in ACD; use 1 as carry bit; rotate left.

COMOR	100240	Place the complement of ACS in ACD; use 1 as carry bit; rotate right.
COMOS	100340	Place the complement of ACS in ACD; use 1 as carry bit; swap halves of result.
COMR	100200	Place the complement of ACS in ACD; use Carry as carry bit; rotate right.
COMS	100300	Place the complement of ACS in ACD; use Carry as carry bit; swap halves of result.
COMZ	100020	Place the complement of ACS in ACD; use 0 as carry bit.
COMZL	100120	Place the complement of ACS in ACD; use 0 as carry bit; rotate left.
COMZR	100220	Place the complement of ACS in ACD; use 0 as carry bit; rotate right.
COMZS	100320	Place the complement of ACS in ACD; use 0 as carry bit; swap halves of result.
DIA	060400	Data in, A buffer to AC.
DIAC	060600	Data in, A buffer to AC; clear device.
DIAP	060700	Data in, A buffer to AC; send special pulse to device.
DIAS	060500	Data in, A buffer to AC; start device.
DIB	061400	Data in, B buffer to AC.
DIBC	061600	Data in, B buffer to AC; clear device.
DIBP	061700	Data in, B buffer to AC; send special pulse to device.
DIBS	061500	Data in, B buffer to AC; start device.
DIC	062400	Data in, C buffer to AC.
DICC	062600	Data in, C buffer to AC; clear device.
DICP	062700	Data in, C buffer to AC; send special pulse to device.
DICS	062500	Data in, C buffer to AC; start device.
DIV	073101	If overflow, set Carry. Otherwise divide AC0-AC1 by AC2. Put quotient in AC1, remainder in AC0.
DOA	061000	Data out, AC to A buffer.
DOAC	061200	Data out, AC to A buffer; clear device.
DOAP	061300	Data out, AC to A buffer; send special pulse to device.
DOAS	061100	Data out, AC to A buffer; start device.
DOB	062000	Data out, AC to B buffer.
DOBC	062200	Data out, AC to B buffer; clear device.
DOBP	062300	Data out, AC to B buffer; send special pulse to device.
DOBS	062100	Data out, AC to B buffer; start device.
DOC	063000	Data out, AC to C buffer.
DOCC	063200	Data out, AC to C buffer; clear device.
DOCP	063100	Data out, AC to C buffer; send special pulse to device.
DOCS	063100	Data out, AC to C buffer; start device.
DSZ	014000	Decrement location E by 1 and skip if result is zero.

HALT	063077	Halt the processor (= DOC 0,CPU).
INC	101400	Place ACS + 1 in ACD; use Carry as base for carry bit.
INCC	101460	Place ACS + 1 in ACD; use complement of Carry as base for carry bit.
INCCL	101560	Place ACS + 1 in ACD; use complement of Carry as base for carry bit; rotate left.
INCCR	101660	Place ACS + 1 in ACD; use complement of Carry as base for carry bit; rotate right.
INCCS	101760	Place ACS + 1 in ACD; use complement of Carry as base for carry bit; swap halves of result.
INCL	101500	Place ACS + 1 in ACD; use Carry as base for carry bit; rotate left.
INCO	101440	Place ACS + 1 in ACD; use 1 as base for carry bit.
INCOL	101540	Place ACS + 1 in ACD; use 1 as base for carry bit; rotate left.
INCOR	101640	Place ACS + 1 in ACD; use 1 as base for carry bit; rotate right.
INCOS	101740	Place ACS + 1 in ACD; use 1 as base for carry bit; swap halves of result.
INCR	101600	Place ACS + 1 in ACD; use Carry as base for carry bit; rotate right.
INCS	101700	Place ACS + 1 in ACD; use Carry as base for carry bit; swap halves of result.
INCZ	101420	Place ACS + 1 in ACD; use 0 as base for carry bit.
INCZL	101520	Place ACS + 1 in ACD; use 0 as base for carry bit; rotate left.
INCZR	101620	Place ACS + 1 in ACD; use 0 as base for carry bit; rotate right.
INCZS	101720	Place ACS + 1 in ACD; use 0 as base for carry bit; swap halves of result.
INTA	061477	Acknowledge interrupt by loading code of nearest device that is requesting an interrupt into AC bits 10-15 (= DIB -,CPU).
INTDS	060277	Disable interrupt by clearing Interrupt On (= NIOC CPU).
INTEN	060177	Enable interrupt by setting Interrupt On (= NIOS CPU).
IORST	062677	Clear all IO devices, clear Interrupt On, reset clock to line frequency (= DICC 0,CPU).
ISZ	010000	Increment location <i>E</i> by 1 and skip if result is zero.
JMP	000000	Jump to location <i>E</i> (put <i>E</i> in PC).
JSR	004000	Load PC + 1 in AC3 and jump to subroutine at location <i>E</i> (put <i>E</i> in PC).
LDA	020000	Load contents of location <i>E</i> into AC.
MOV	101000	Move ACS to ACD; use Carry as carry bit.
MOV <sub>C</sub>	101060	Move <sub>C</sub> ACS to ACD; use complement of Carry as carry bit.
MOV <sub>CL</sub>	101160	Move ACS to ACD; use complement of Carry as carry bit; rotate left.
MOV <sub>CR</sub>	101260	Move ACS to ACD; use complement of Carry as carry bit; rotate right.
MOV <sub>CS</sub>	101360	Move ACS to ACD; use complement of Carry as carry bit; swap halves of result.
MOV <sub>L</sub>	101100	Move ACS to ACD; use Carry as carry bit; rotate left.



MOV0	101040	Move ACS to ACD; use 1 as carry bit.
MOVOL	101140	Move ACS to ACD; use 1 as carry bit; rotate left.
MOVOR	101240	Move ACS to ACD; use 1 as carry bit; rotate right.
MOVOS	101340	Move ACS to ACD; use 1 as carry bit; swap halves of result.
MOVR	101200	Move ACS to ACD; use Carry as carry bit; rotate right.
MOVS	101300	Move ACS to ACD; use Carry as carry bit; swap halves of result.
MOVZ	101020	Move ACS to ACD; use 0 as carry bit.
MOVZL	101120	Move ACS to ACD; use 0 as carry bit; rotate left.
MOVZR	101220	Move ACS to ACD; use 0 as carry bit; rotate right.
MOVZS	101320	Move ACS to ACD; use 0 as carry bit; swap halves of result.
MSKO	062077	Set up Interrupt Disable flags according to mask in AC (= DOB <sub>-</sub> , CPU).
MUL	073301	Multiply AC1 by AC2, add product to AC0, put result in AC0-AC1.
NEG	100400	Place negative of ACS in ACD; use Carry as base for carry bit.
NEGC	100460	Place negative of ACS in ACD; use complement of Carry as base for carry bit.
NEGCL	100560	Place negative of ACS in ACD; use complement of Carry as base for carry bit; rotate left.
NEGCR	100660	Place negative of ACS in ACD; use complement of Carry as base for carry bit; rotate right.
NEGCS	100760	Place negative of ACS in ACD; use complement of Carry as base for carry bit; swap halves of result.
NEGL	100500	Place negative of ACS in ACD; use Carry as base for carry bit; rotate left.
NEGO	100440	Place negative of ACS in ACD; use 1 as base for carry bit.
NEGOL	100540	Place negative of ACS in ACD; use 1 as base for carry bit; rotate left.
NEGOR	100640	Place negative of ACS in ACD; use 1 as base for carry bit; rotate right.
NEGOS	100740	Place negative of ACS in ACD; use 1 as base for carry bit; swap halves of result.
NEGR	100600	Place negative of ACS in ACD; use Carry as carry bit; rotate right.
NEGS	100700	Place negative of ACS in ACD; use Carry as carry bit; swap halves of result.
NEGZ	100420	Place negative of ACS in ACD; use 0 as base for carry bit.
NEGZL	100520	Place negative of ACS in ACD; use 0 as base for carry bit; rotate left.
NEGZR	100620	Place negative of ACS in ACD; use 0 as base for carry bit; rotate right.
NEGZS	100720	Place negative of ACS in ACD; use 0 as base for carry bit; swap halves of result.
NIO	060000	No operation.
NIOC	060200	Clear device.
NIOP	060300	Send special pulse to device.

NIOS	060100	Start device.
READS	060477	Read console data switches into AC (= DIA -, CPU).
SBN	000007	Skip if both carry and result are nonzero (skip function in an arithmetic or logical instruction).
SEZ	000006	Skip if either carry or result is zero (skip function in an arithmetic or logical instruction).
SKP	000001	Skip (skip function in an arithmetic or logical instruction).
SKPBN	063400	Skip if Busy is 1.
SKPBZ	063500	Skip if Busy is 0.
SKPDN	063600	Skip if Done is 1.
SKPDZ	063700	Skip if Done is 0.
SNC	000003	Skip if carry bit is 1 (skip function in an arithmetic or logical instruction).
SNR	000005	Skip if result is nonzero (skip function in an arithmetic or logical instruction).
STA	040000	Store AC in location E.
SUB	102400	Subtract ACS from ACD; use Carry as base for carry bit.
SUBC	102460	Subtract ACS from ACD; use complement of Carry as base for carry bit.
SUBCL	102560	Subtract ACS from ACD; use complement of Carry as base for carry bit; rotate left.
SUBCR	102660	Subtract ACS from ACD; use complement of Carry as base for carry bit; rotate right.
SUBCS	102760	Subtract ACS from ACD; use complement of Carry as base for carry bit; swap halves of result.
SUBL	102500	Subtract ACS from ACD; use Carry as base for carry bit; rotate left.
SUBO	102440	Subtract ACS from ACD; use 1 as base for carry bit.
SUBOL	102540	Subtract ACS from ACD; use 1 as base for carry bit; rotate left.
SUBOR	102640	Subtract ACS from ACD; use 1 as base for carry bit; rotate right.
SUBOS	102740	Subtract ACS from ACD; use 1 as base for carry bit; swap halves of result.
SUBR	102600	Subtract ACS from ACD; use Carry as base for carry bit; rotate right.
SUBS	102700	Subtract ACS from ACD; use Carry as base for carry bit; swap halves of result.
SUBZ	102420	Subtract ACS from ACD; use 0 as base for carry bit.
SUBZL	102520	Subtract ACS from ACD; use 0 as base for carry bit; rotate left.
SUBZR	102620	Subtract ACS from ACD; use 0 as base for carry bit; rotate right.
SUBZS	102720	Subtract ACS from ACD; use 0 as base for carry bit; swap halves of result.
SZC	000002	Skip if carry is 0 (skip function in an arithmetic or logical instruction).
SZR	000004	Skip if result is zero (skip function in an arithmetic or logical instruction).

@	002000	When this character appears in an instruction, the assembler places a 1 in bit 5 to produce indirect addressing.
@	100000	When this character appears with a 15-bit address, the assembler places a 1 in bit 0, making the address indirect.
#	000010	Appending this character to the mnemonic for an arithmetic or logical instruction places a 1 in bit 12 to prevent the processor from loading the 17-bit result in Carry and ACD. Thus the result of an instruction can be tested for a skip without affecting Carry or the accumulators.

Appendix G

EPROM Programmer

This section was included only for intrest sake

Software listing	- - - - -	G1
Block diagram	- - - - -	G16

```

1          ORG 6000H
2          LOAD 6000H
3          START: EQU 6000H
4          CR:    EQU 13
5          FF:    EQU 12
6          BS:    EQU 8
7          BLANK: EQU 32
8
9          ;EXTERNAL VARIABLE SPACE
10
11         COUNT: EQU START-14          ;COUNTER
12         ADDR:  EQU START-12          ;ADD STORE
13         DAT:   EQU START-10          ;DATA STORE
14         STOPE: EQU START-8           ;EPROM STOP
15         STOPR: EQU START-6           ;RAM STOP
16         STARTE: EQU START-4          ;EPROM START
17         STARTR: EQU START-2          ;RAM START
18         ;
19         ;
20         ;
21         HBUFF: EQU 10F0H
22         FILESIZE: EQU HBUFF+18
23         FILESTART: EQU HBUFF+20
24         FILEEXEC: EQU HBUFF+22
25         TBUFF:  EQU 11A3H
26         EPROMA: EQU 57356            ;EPROM PORT A
27         EPROMB: EQU 57357            ;EPROM PORT B
28         EPROMC: EQU 57358            ;EPROM PORT C
29         EPROMP: EQU 57359            ;EPROM PROGRAM REG
30         TIME:   EQU 58393            ;50 MILLISEC
31
32         ;CALLS TO SP-1002 MONITOR
33
34         ASC:    EQU 03DAH              ;LOW NIBBLE A TO ASCI
35         PRTHL:  EQU 03BAH              ;PRINT HL IN HEX
36         PRTHX:  EQU 03C3H              ;PRINT A IN HEX
37         PRNTS:  EQU 000CH              ;PRINT A SPACE
38         NL:     EQU 0009H              ;CR+LF
39         MSG:    EQU 0015H              ;MESSAGE FROM (DE)
40         PHEAD:  EQU 21H                ;OUTPUT TAPEHEADER
41         PDATA:  EQU 24H                ;OUTPUT TAPEDATA
42         LHEAD:  EQU 27H                ;READ TAPE HEADER
43         LDATA:  EQU 2AH                ;READ TAPE DATA
44         SCREEN: EQU 0FB1H              ;HL TO CURSOR POSI
45         BRKEY:  EQU 001EH              ;SHIFT/BREAK PRESSE
46         PRNT:   EQU 0012H              ;PRINT ASCII
47         CURSOR: EQU 1171H
48         HEX:    EQU 03F9H              ;ASCII TO NIBBLE
49         CONTROL: EQU 0DDCH              ;OUTPUT CONTROLL
50         GETCHAR: EQU 09B3H              ;SCAN KEYBOARD
51         NORMAL: EQU 0BCEH              ;CONVERT TO ASCII
52         SPECIAL: EQU 0BB9H              ;CONV TO SCRNM CHA
53         BELL:   EQU 003EH              ;SOUND BELL
54         ;
55         ;
56         ;
57
58         ;START OF MAIN PGM
59         ;
60         ;

```

```

61
62 6000 CD0900 MAIN: CALL NL ;***EPROM PROGRAMER***
63 6003 111362 LD DE,M6
64 6006 CD1500 CALL MSG
65 6009 CD0900 CALL NL
66 600C CD1E00 BREAK: CALL BRKEY ;SHIFT/BREAK ?
67 600F CA0012 JP Z,1200H ;GOTO ZEN
68 6012 CDB309 CALL GETCHAR
69 6015 FE10 CP 16 ;P
70 6017 2827 JR Z,PROGRAM ;PROGRAM EPROM
71 6019 FE03 CP 3 ;C
72 601B CAD560 JP Z,CHECK ;CHECK EPROM CLEAN
73 601E FE16 CP 22 ;V
74 6020 CAFA60 JP Z,VERIFY ;CHECK PROGRAMED OK
75 6023 FE04 CP 4 ;D
76 6025 CA0C61 JP Z,DUPLICATE ;COPY EPROM'S
77 6028 FE12 CP 18 ;R
78 602A CA6561 JP Z,READ ;READ EPROM TO SCREEN
79 602D FE14 CP 20 ;T
80 602F CA3460 JP Z,PRINT ;SCREEN OR PRINTER
81 6032 18D8 JR BREAK
82
83 ;MUST READ BEFORE PRINT
84 6034 CD0900 PRINT: CALL NL ;CR+LF
85 6037 11CE62 LD DE,M19
86 603A CD1500 CALL MSG
87 603D C3D165 JP PRONT
88
89 6040 CD0900 PROGRAM: CALL NL
90 6043 112962 LD DE,M7
91 6046 CD1500 CALL MSG
92 6049 CD9361 CALL STAEP
93 604C CD1763 CALL GETNUM
94 604F 22FC5F LD (STARTE),HL ;SAVE EPROM START
95 6052 CDBF61 CALL STARA
96 6055 CD1763 CALL GETNUM
97 6058 22FE5F LD (STARTR),HL ;SAVE RAM START
98 605B CDD561 CALL STORA
99 605E CD1763 CALL GETNUM
100 6061 23 INC HL ;STOP+1
101 6062 22FA5F LD (STOPR),HL ;SAVE RAM STOP
102 6065 CDE863 CALL INIT ;SET UP ALL OUTPUT
103 6068 CD0900 CALL NL
104 606B 11D562 LD DE,M20
105 606E CD1500 CALL MSG
106 6071 CD0900 CALL NL ;LINE FEED
107 6074 CDB309 CALL GETCHAR
108 6077 FE01 CP 1 ;A
109 6079 CABD60 JP Z,PG16
110 607C FE02 CP 2 ;B
111 607E CAB160 JP Z,PG32
112 6081 117F62 LD DE,M14 ;ERROR
113 6084 CD1500 CALL MSG
114 6087 CD0900 CALL NL
115 608A C30060 JP MAIN
116
117
118
119 608D CD0900 PG16: CALL NL
120 6090 11F562 LD DE,M21

```

```

121 6093 CD1500          CALL MSG
122 6096 116762         LD  DE,M17
123 6099 CD1500          CALL MSG
124 609C CDB309         CALL GETCHAR
125 609F CD0900         CALL NL
126 60A2 115B62         LD  DE,M13
127 60A5 CD1500          CALL MSG
128 60A8 CDB309         CALL GETCHAR          ;WAIT FOR ANY KEY
129 60AB CD4764         CALL PGMR
130 60AE C30060         JP  MAIN
131                      ;
132                      ;
133 60B1 CD0900         PG32:  CALL NL
134 60B4 110663         LD  DE,M22
135 60B7 CD1500          CALL MSG
136 60BA 116762         LD  DE,M17
137 60BD CD1500          CALL MSG
138 60C0 CDB309         CALL GETCHAR
139 60C3 CD0900         CALL NL
140 60C6 115B62         LD  DE,M13
141 60C9 CD1500          CALL MSG
142 60CC CDB309         CALL GETCHAR
143 60CF CD7C64         CALL PGM32
144 60D2 C30060         JP  MAIN
145                      ;
146                      ;
147                      ;
148                      ;
149 60D5 CD0900         CHECK:  CALL NL
150 60D8 113162         LD  DE,M8
151 60DB CD1500          CALL MSG
152 60DE CD9361         CALL STAEP
153 60E1 CD1763         CALL GETNUM
154 60E4 22FC5F         LD  (STARTE),HL      ;SAVE EPROM START
155 60E7 CDA961         CALL STOEP
156 60EA CD1763         CALL GETNUM
157 60ED 23             INC  HL              ;STOP+1
158 60EE 22F85F         LD  (STOPE),HL      ;SAVE EPROM STOP
159 60F1 CD0C64         CALL INIT2          ;SET UP FOR READ
160 60F4 CDB164         CALL CHK            ;DO CHECK FOR CLEAN ROM
161 60F7 C30060         JP  MAIN
162                      ;
163                      ;
164                      ;MUST HAVE PROGRAMED
165 60FA CD0900         VERIFY:  CALL NL
166 60FD 113762         LD  DE,M9
167 6100 CD1500          CALL MSG
168 6103 CD0C64         CALL INIT2
169 6106 CD8B65         CALL VERF
170 6109 C30060         JP  MAIN
171                      ;
172                      ;
173 610C CD0900         DUPLICATE:  CALL NL
174 610F 113E62         LD  DE,M10
175 6112 CD1500          CALL MSG
176 6115 CD9361         CALL STAEP
177 6118 CD1763         CALL GETNUM
178 611B 22FC5F         LD  (STARTE),HL      ;EPROM START
179 611E CDA961         CALL STOEP
180 6121 CD1763         CALL GETNUM

```

```

181 6124 23          INC HL
182 6125 22F85F     LD (STOPE),HL      ;EPROM STOP
183 6128 CDBF61     CALL STARA
184 612B CD1763     CALL GETNUM
185 612E 22FE5F     LD (STARTR),HL     ;RAM START
186 6131 D5         PUSH DE
187 6132 E5         PUSH HL
188 6133 37         SCF
189 6134 3F         CCF
190 6135 2AF85F     LD HL,(STOPE)
191 6138 ED5BFC5F   LD DE,(STARTE)
192 613C ED52       SBC HL,DE
193 613E ED5BFE5F   LD DE,(STARTR)
194 6142 ED5A       ADC HL,DE
195 6144 22FA5F     LD (STOPR),HL
196 6147 E1         POP HL
197 6148 D1         POP DE
198 6149 CD0C64     CALL INIT2
199 614C CD5965     CALL RED0          ;READ INTO RAM
200 614F CDE863     CALL INIT
201 6152 D5         PUSH DE
202 6153 CD0900     CALL NL
203 6156 115B62     LD DE,M13
204 6159 CD1500     CALL MSG
205 615C CDB309     CALL GETCHAR      ;SCAN KEYBOARD
206 615F CD4764     CALL PGM
207 6162 C30060     JP MAIN
208
209
210 6165 CD0900     READ: CALL NL
211 6168 114862     LD DE,M11
212 616B CD1500     CALL MSG
213 616E CD9361     CALL STAEP       ;EPROM START
214 6171 CD1763     CALL GETNUM
215 6174 22FC5F     LD (STARTE),HL
216 6177 CDA961     CALL STOEP       ;EPROM STOP
217 617A CD1763     CALL GETNUM
218 617D 23         INC HL
219 617E 22F85F     LD (STOPE),HL
220 6181 CDBF61     CALL STARA       ;RAM START
221 6184 CD1763     CALL GETNUM
222 6187 22FE5F     LD (STARTR),HL
223 618A CD0C64     CALL INIT2
224 618D CD0765     CALL READE
225 6190 C30060     JP MAIN
226
227
228
229 6193 CD0900     STAEP: CALL NL      ;STA ADD EPROM
230 6196 11EB61     LD DE,M1
231 6199 CD1500     CALL MSG
232 619C 11F861     LD DE,M3
233 619F CD1500     CALL MSG
234 61A2 110162     LD DE,M4
235 61A5 CD1500     CALL MSG
236 61A8 C9         RET
237 61A9 CD0900     STOEP: CALL NL     ;STOP ADD EPROM
238 61AC 11F261     LD DE,M2
239 61AF CD1500     CALL MSG
240 61B2 11F861     LD DE,M3

```



```

241 6185 CD1500          CALL MSG
242 6188 110162         LD DE,M4
243 618B CD1500          CALL MSG
244 618E C9             RET
245 61BF CD0900 STARA:  CALL NL           ;STA ADD RAM
246 61C2 11EB61         LD DE,M1
247 61C5 CD1500          CALL MSG
248 61C8 11F861         LD DE,M3
249 61CB CD1500          CALL MSG
250 61CE 110B62         LD DE,M5
251 61D1 CD1500          CALL MSG
252 61D4 C9             RET
253 61D5 CD0900 STORA:  CALL NL           ;STOP ADD RAM
254 61D8 11F261         LD DE,M2
255 61DB CD1500          CALL MSG
256 61DE 11F861         LD DE,M3
257 61E1 CD1500          CALL MSG
258 61E4 110B62         LD DE,M5
259 61E7 CD1500          CALL MSG
260 61EA C9             RET
261 61EB 53544152 M1:   DB 'START ',CR
261 61EF 54200D
262 61F2 53544F50 M2:   DB 'STOP ',CR
262 61F6 200D
263 61F8 41444452 M3:   DB 'ADDRESS ',CR
263 61FC 45535320
263 6200 0D
264 6201 28455052 M4:   DB '(EPROM) : ',CR
264 6205 4F4D2920
264 6209 3A0D
265 620B 2852414D M5:   DB '(RAM) : ',CR
265 620F 29203A0D
266 6213 2A2A2A45 M6:   DB '***EPROM '
266 6217 50524F4D
266 621B 20
267 621C 50524F47       DB 'PROGRAMER***',CR
267 6220 52414D45
267 6224 522A2A2A
267 6228 0D
268 6229 50524F47 M7:   DB 'PROGRAM',CR
268 622D 52414D0D
269 6231 43484543 M8:   DB 'CHECK',CR
269 6235 4B0D
270 6237 56455249 M9:   DB 'VERIFY',CR
270 623B 46590D
271 623E 4455504C M10:  DB 'DUPLICATE',CR
271 6242 49434154
271 6246 450D
272 6248 52454144 M11:  DB 'READ',CR
272 624C 0D
273 624D 4552524F M12:  DB 'ERROR,NOT HEX',CR
273 6251 522C4E4F
273 6255 54204845
273 6259 580D
274 625B 434F4E4E M13:  DB 'CONNECT 25 V'
274 625F 45435420
274 6263 32352056
275 6267 20505245 M17:  DB ' PRESS ANY KEY '
275 626B 53532041
275 626F 4E59204B

```

```

275 6273 455920
276 6276 544F2053          DB   'TO START',CR
276 627A 54415254
276 627E 0D
277 627F 4552524F M14:    DB   'ERROR ',CR
277 6283 52200D
278 6286 56494445 M15:    DB   'VIDEO (V) OR '
278 628A 4F202856
278 628E 29204F52
278 6292 20
279 6293 5052494E          DB   'PRINTER (E)',CR
279 6297 54455220
279 629B 2845290D
280 629F 52454144 M16:    DB   'READ FROM ROM0(0)
280 62A3 2046524F
280 62A7 4D20524F
280 62AB 4D302830
280 62AF 29
281 62B0 204F5220          DB   ' OR ROM1(1)',CR
281 62B4 524F4D31
281 62B8 2831290D
282 62BC 53574954 M18:    DB   'SWITCH PRINTER'
282 62C0 43482050
282 62C4 52494E54
282 62C8 4552
283 62CA 204F4E0D          DB   ' ON',CR
284 62CE 5052494E M19:    DB   'PRINT ',CR
284 62D2 54200D
285 62D5 50524F47 M20:    DB   'PROGAM A '
285 62D9 414D2041
285 62DD 20
286 62DE 32373136          DB   '2716 (A) OR A '
286 62E2 20284129
286 62E6 204F5220
286 62EA 4120
287 62EC 32373332          DB   '2732 (B)',CR
287 62F0 20284229
287 62F4 0D
288 62F5 53455420 M21:    DB   'SET SWITCH TO '
288 62F9 53574954
288 62FD 43482054
288 6301 4F20
289 6303 31360D            DB   '16',CR
290 6306 53455420 M22:    DB   'SET SWITCH TO '
290 630A 53574954
290 630E 43482054
290 6312 4F20
291 6314 33320D            DB   '32',CR
292
293
294
295 6317 210000      GETNUM:  LD   HL,0000H          ;CLEAR HL TO 0
296 631A CD1E00      CALL  BRKEY           ;SHIFT/BREAK ?
297 631D CA0060      JP   Z,MAIN
298 6320 CDB309      CALL  GETCHAR        ;GET MSN
299 6323 CDCE0B      CALL  NORMAL         ;CONVERT TO ASCII
300 6326 47          LD   B,A
301 6327 CD1200      CALL  PRNT
302 632A 78          LD   A,B
303 632B CDF903      CALL  HEX            ;CONVERT TO HEX

```

```

304 632E DC9E63      CALL C,ERROR
305 6331 E60F        AND OFH                ;MASK
306 6333 CB07        RLC A
307 6335 CB07        RLC A
308 6337 CB07        RLC A
309 6339 CB07        RLC A
310 633B 67          LD H,A
311 633C CD1E00      CALL BRKEY                ;SHIFT/BREAK ?
312 633F CA0060      JP Z,MAIN
313 6342 CDB309      CALL GETCHAR                ;GET NMSN
314 6345 CDCE08      CALL NORMAL
315 6348 47          LD B,A
316 6349 CD1200      CALL PRNT
317 634C 78          LD A,B
318 634D CDF903      CALL HEX
319 6350 DC9E63      CALL C,ERROR
320 6353 E60F        AND OFH
321 6355 B4          OR H
322 6356 67          LD H,A
323 6357 CD1E00      CALL BRKEY                ;SHIFT/BREAK ?
324 635A CA0060      JP Z,MAIN
325 635D CDB309      CALL GETCHAR                ;SLSN
326 6360 CDCE08      CALL NORMAL
327 6363 47          LD B,A
328 6364 CD1200      CALL PRNT
329 6367 78          LD A,B
330 6368 CDF903      CALL HEX
331 636B DC9E63      CALL C,ERROR
332 636E E60F        AND OFH
333 6370 CB07        RLC A
334 6372 CB07        RLC A
335 6374 CB07        RLC A
336 6376 CB07        RLC A
337 6378 B5          OR L
338 6379 6F          LD L,A
339 637A CD1E00      CALL BRKEY                ;SHIFT/BREAK ?
340 637D CA0060      JP Z,MAIN
341 6380 CDB309      CALL GETCHAR
342 6383 CDCE08      CALL NORMAL
343 6386 47          LD B,A
344 6387 CD1200      CALL PRNT
345 638A 78          LD A,B
346 638B CDF903      CALL HEX
347 638E DC9E63      CALL C,ERROR
348 6391 E60F        AND OFH
349 6393 B5          OR L
350 6394 6F          LD L,A
351 6395 CDB309      LOOPCR: CALL GETCHAR                ;SCAN KEYBOARD
352 6398 FECD        CP OCDH                ;CARRIDGE RETURN
353 639A C29563      JP NZ,LOOPCR
354 639D C9          RET
355                ;
356                ;
357                ;ERROR ROUTINE
358                ;
359                ;
360 639E CD0900      ERROR:  CALL NL                ;CR+LF
361 63A1 114D62      LD DE,M12
362 63A4 CD1500      CALL MSG
363 63A7 C9          RET

```

```

364 ;
365 ;
366 ;8255 ROUTINES
367 ;
368 63A8 E5 V25ON: PUSH HL
369 63A9 210EE0 LD HL,EPRMC
370 63AC CBEE SET 5,(HL) ;25 VOLT ON
371 63AE E1 POP HL
372 63AF C9 RET
373 ;
374 ;
375 63B0 E5 V25OFF: PUSH HL
376 63B1 210EE0 LD HL,EPRMC
377 63B4 CBAE RES 5,(HL) ;25 VOLT OFF
378 63B6 E1 POP HL
379 63B7 C9 RET
380 ;
381 ;
382 63B8 E5 CE1OFF: PUSH HL
383 63B9 210EE0 LD HL,EPRMC
384 63BC CBFE SET 7,(HL) ;CE1 OFF (HI)
385 63BE E1 POP HL
386 63BF C9 RET
387 ;
388 ;
389 63C0 E5 CE1ON: PUSH HL ;CE1 ON (LO)
390 63C1 210EE0 LD HL,EPRMC
391 63C4 CBBE RES 7,(HL)
392 63C6 E1 POP HL
393 63C7 C9 RET
394 ;
395 ;
396 63C8 E5 CE0OFF: PUSH HL ;CE0 OFF (HI)
397 63C9 210EE0 LD HL,EPRMC
398 63CC CBF6 SET 6,(HL)
399 63CE E1 POP HL
400 63CF C9 RET
401 ;
402 ;
403 63D0 E5 CE0ON: PUSH HL ;CE0 ON (LO)
404 63D1 210EE0 LD HL,EPRMC
405 63D4 CBB6 RES 6,(HL)
406 63D6 E1 POP HL
407 63D7 C9 RET
408 ;
409 ;
410 63D8 E5 OE0FF: PUSH HL ;OE OFF (HI)
411 63D9 210EE0 LD HL,EPRMC
412 63DC CBE6 SET 4,(HL)
413 63DE E1 POP HL
414 63DF C9 RET
415 ;
416 ;
417 63E0 E5 OEON: PUSH HL ;OE ON (LO)
418 63E1 210EE0 LD HL,EPRMC
419 63E4 CBA6 RES 4,(HL)
420 63E6 E1 POP HL
421 63E7 C9 RET
422 ;
423 ;

```

```

424          ;INITIALIZE 8255
425 63E8 E5  INIT:      PUSH HL
426 63E9 F5          PUSH AF
427 63EA 210FE0     LD   HL,EPROMP
428 63ED 3E80       LD   A,80H
429 63EF 77         LD   (HL),A          ;ALL IO TO OUTPUT
430 63F0 2B         DEC  HL
431 63F1 CBF6       SET  6,(HL)          ;CE0 OFF (HI)
432 63F3 CBF6       SET  7,(HL)          ;CE1 OFF (HI)
433 63F5 CBE6       SET  4,(HL)          ;OE OFF (HI)
434 63F7 CBAE       RES  5,(HL)          ;25 VOLT OFF (LO)
435 63F9 CB86       RES  0,(HL)
436 63FB CB8E       RES  1,(HL)
437 63FD CB96       RES  2,(HL)
438 63FF CB9E       RES  3,(HL)
439 6401 3E00       LD   A,00
440 6403 320DE0     LD   (EPROMB),A
441 6406 320CE0     LD   (EPROMA),A
442 6409 F1         POP  AF
443 640A E1         POP  HL
444 640B C9         RET
445
446          ;
447          ;
448 640C E5  INIT2:    PUSH HL
449 640D F5          PUSH AF
450 640E 210FE0     LD   HL,EPROMP
451 6411 3E90       LD   A,90H
452 6413 77         LD   (HL),A          ;PORT A TO INPUT
453 6414 2B         DEC  HL
454 6415 CBF6       SET  6,(HL)          ;CE0 OFF (HI)
455 6417 CBF6       SET  7,(HL)          ;CE1 OFF (HI)
456 6419 CBE6       SET  4,(HL)          ;OE OFF (HI)
457 641B CBAE       RES  5,(HL)          ;25 VOLT OFF
458 641D CB86       RES  0,(HL)
459 641F CB8E       RES  1,(HL)
460 6421 CB96       RES  2,(HL)
461 6423 CB9E       RES  3,(HL)
462 6425 3E00       LD   A,00
463 6427 320DE0     LD   (EPROMB),A
464 642A F1         POP  AF
465 642B E1         POP  HL
466 642C C9         RET
467          ;
468          ;
469          ;
470          ;
471          ;COMPARE DE TO BC
472          ;Z=0 IF EQUAL
473          ;
474 642D D5  COMPARE:  PUSH DE
475 642E C5          PUSH BC
476 642F 7A         LD   A,D
477 6430 88         CP   B              ;COMPARE D+B
478 6431 C23664     JP   NZ,HOME
479 6434 7B         LD   A,E
480 6435 B9         CP   C              ;COMPARE E+C
481 6436 C1  HOME:    POP  BC
482 6437 D1         POP  DE
483 6438 C9         RET

```

```

484 ;
485 ;
486 ;WAIT LOOP
487 ;
488 6439 E5 WAIT: PUSH HL
489 643A 2119E4 LD HL,TIME
490 643D 2C LOOP: INC L
491 643E C23D64 JP NZ,LOOP
492 6441 24 INC H
493 6442 C23D64 JP NZ,LOOP
494 6445 E1 POP HL
495 6446 C9 RET
496 ;
497 ;PROGRAM LOOP
498 ;
499 ;
500 6447 ED5BFE5F PGM1: LD DE,(STARTR)
501 6448 ED4BFA5F LD BC,(STOPR)
502 644F 2AFC5F LD HL,(STARTE)
503 6452 CD5E64 LOOP2: CALL PGM
504 6455 23 INC HL
505 6456 13 INC DE
506 6457 CD2D64 CALL COMPARE
507 645A C25264 JP NZ,LOOP2
508 645D C9 RET ;RETURN TO MAIN PGM
509 ;
510 ;
511 ;PROGRAM A LOCATION
512 ;
513 645E 7D PGM: LD A,L
514 645F 320DE0 LD (EPROMB),A ;ADDRESS LO
515 6462 7C LD A,H
516 6463 CBE7 SET 4,A
517 6465 C8BF RES 7,A
518 6467 CBEF SET 5,A ;25V ON
519 6469 CBF7 SET 6,A ;CE0 HI
520 646B 320EE0 LD (EPROMC),A
521 646E 1A LD A,(DE)
522 646F 320CE0 LD (EPROMA),A ;DATA
523 6472 CDB863 CALL CE1OFF ;CE1=HI
524 6475 CD3964 CALL WAIT ;WAIT 50MILISEC
525 6478 CDC063 CALL CE1ON ;CE1=LO
526 647B C9 RET
527 ;
528 ;
529 647C ED5BFE5F PGM32: LD DE,(STARTR)
530 6480 ED4BFA5F LD BC,(STOPR)
531 6484 2AFC5F LD HL,(STARTE)
532 6487 CD9364 PLOOP2: CALL P32
533 648A 23 INC HL
534 648B 13 INC DE
535 648C CD2D64 CALL COMPARE
536 648F C28764 JP NZ,PLOOP2
537 6492 C9 RET
538 ;
539 ;
540 ;PROGRAM A LOCATION
541 ;
542 6493 7D P32: LD A,L
543 6494 320DE0 LD (EPROMB),A ;ADDRESS LO

```

```

544 6497 7C          LD  A,H
545 6498 CBE7        SET  4,A
546 649A CBFF        SET  7,A          ;CE1 HI
547 649C CBEF        SET  5,A          ;25V ON
548 649E CBF7        SET  6,A          ;CE0 HI
549 64A0 320EE0      LD  (EPROMC),A
550 64A3 1A          LD  A,(DE)        ;DATA
551 64A4 320CE0      LD  (EPROMA),A
552 64A7 CDC063      CALL CE10N        ;CE1 LO
553 64AA CD3964      CALL WAIT         ;WAIT 50 MILLISEC
554 64AD CD8863      CALL CE10FF      ;CE1 HI
555 64B0 C9          RET
556                ;
557                ;
558                ;
559                ;CHECK FOR CLEAN ROM
560                ;
561 64B1 ED5BFC5F  CHK:   LD  DE,(STARTE)
562 64B5 ED4BF85F   LD  BC,(STOPE)
563 64B9 CDC664     LOOP3:  CALL CK          ;DOTHE CHECK
564 64BC 13         INC  DE
565 64BD CD2D64     CALL COMPARE     ;CHECK IF OVER
566 64C0 C2B964     JP  NZ,LOOP3
567 64C3 C30060     JP  MAIN
568                ;
569                ;
570 64C6 7B         CK:    LD  A,E
571 64C7 320DE0     LD  (EPROMB),A  ;ADDRESS LO
572 64CA 7A         LD  A,D
573 64CB CBA7       RES  4,A          ;OE=LO
574 64CD CBFF       SET  7,A          ;CE1=HI
575 64CF CBAF       RES  5,A          ;25V OFF
576 64D1 CBF7       SET  6,A          ;CE0=HI
577 64D3 320EE0     LD  (EPROMC),A
578 64D6 CDC063     CALL CE10N
579 64D9 3A0CE0     LD  A,(EPROMA)  ;GET DATA
580 64DC CDB863     CALL CE10FF
581 64DF FEFF       CP   0FFH
582 64E1 C4E564     CALL NZ,ERROR2
583 64E4 C9         RET
584                ;
585                ;
586 64E5 ED53F45F  ERROR2: LD  (ADDR),DE
587 64E9 32F65F    LD  (DAT),A
588 64EC CD0900     CALL NL
589 64EF D5         PUSH DE
590 64F0 117F62    LD  DE,M14
591 64F3 CD1500     CALL MSG
592 64F6 D1         POP  DE
593 64F7 2AF45F    LD  HL,(ADDR)   ;GET ADDRESS
594 64FA CDBA03     CALL PRTHL
595 64FD CD0C00     CALL PRNTH
596 6500 3AF65F    LD  A,(DAT)     ;GET DATA
597 6503 CDC303     CALL PRTHX
598 6506 C9         RET
599                ;
600                ;
601                ;
602 6507 CD0900     READE:  CALL NL          ;CR+LF
603 650A 119F62    LD  DE,M16

```

```

604 650D CD1500      CALL MSG
605 6510 CDB309      CALL GETCHAR
606 6513 FE20        CP      32          ;0
607 6515 CA5965      JP      Z,RED0      ;ROM0
608 6518 FE21        CP      33          ;1
609 651A CA2765      JP      Z,RED1      ;ROM1
610 651D 117F62      LD      DE,M14      ;ERROR
611 6520 CD1500      CALL MSG
612 6523 CD3E00      CALL BELL
613 6526 C9          RET
614                  ;
615                  ;
616 6527 ED58FC5F RED1: LD      DE,(STARTE)    ;GET DATA
617 652B ED4BF85F      LD      BC,(STOPE)
618 652F 2AFE5F        LD      HL,(STARTR)
619 6532 CD3E65      LOOPR: CALL REC1
620 6535 23            INC      HL
621 6536 13            INC      DE
622 6537 CD2D64      CALL COMPARE
623 653A C23265      JP      NZ,LOOPR
624 653D C9          RET
625                  ;
626 653E 7B          REC1: LD      A,E
627 653F 320DE0      LD      (EPROMB),A
628 6542 7A          LD      A,D
629 6543 CBA7        RES      4,A
630 6545 CBFF        SET      7,A
631 6547 CBAF        RES      5,A
632 6549 CBF7        SET      6,A
633 654B 320EE0      LD      (EPROMC),A
634 654E CDC063      CALL CE10N
635 6551 3A0CE0      LD      A,(EPROMA)
636 6554 CDB863      CALL CE10FF
637 6557 77          LD      (HL),A
638 6558 C9          RET
639                  ;
640                  ;
641                  ;
642                  ;
643 6559 ED58FC5F RED0: LD      DE,(STARTE)    ;GET DATA
644 655D ED4BF85F      LD      BC,(STOPE)
645 6561 2AFE5F        LD      HL,(STARTR)
646 6564 CD7065      LOOPQ: CALL REC0          ;READ ROM
647 6567 23            INC      HL
648 6568 13            INC      DE
649 6569 CD2D64      CALL COMPARE
650 656C C26465      JP      NZ,LOOPQ
651 656F C9          RET
652                  ;
653                  ;
654 6570 7B          REC0: LD      A,E
655 6571 320DE0      LD      (EPROMB),A
656 6574 7A          LD      A,D
657 6575 CBA7        RES      4,A
658 6577 CBFF        SET      7,A
659 6579 CBAF        RES      5,A
660 657B CBF7        SET      6,A
661 657D 320EE0      LD      (EPROMC),A
662 6580 CDD063      CALL CE00N
663 6583 3A0CE0      LD      A,(EPROMA)

```



```

664 6586 CDC863          CALL CE00FF
665 6589 77              LD (HL),A
666 658A C9              RET
667                      ;
668                      ;
669                      ;
670                      ;
671 6588 ED58FE5F VERF:   LD DE,(STARTR)      ;SET UP ADDRESS
672 658F ED4BFA5F       LD BC,(STOPR)
673 6593 2AFC5F         LD HL,(STARTE)
674 6596 D5             LOOPV:  PUSH DE
675 6597 54             LD D,H
676 6598 5D             LD E,L              ;LD DE,HL
677 6599 CD3E65         CALL REC1           ;READ FROM EPROM
678 659C D1             POP DE
679 659D 32F25F        LD (COUNT),A     ;TEMP STORAGE
680 65A0 1A             LD A,(DE)          ;GET DATA FROM RAM
681 65A1 E5             PUSH HL
682 65A2 21F25F        LD HL,COUNT
683 65A5 BE             CP (HL)             ;COMPARE TO COUNT
684 65A6 E1             POP HL
685 65A7 C4B365        CALL NZ,ERP         ;ERROR
686 65AA 13             INC DE
687 65AB 23             INC HL
688 65AC CD2D64        CALL COMPARE
689 65AF C8             RET Z              ;ALL DONE
690 65B0 C39665        JP LOOPV           ;LOOP BACK
691                      ;
692 65B3 D5             ERP:    PUSH DE
693 65B4 CD0900        CALL NL
694 65B7 117F62        LD DE,M14
695 65BA CD1500        CALL MSG
696 65BD CD3E00        CALL BELL          ;SOUND BELL
697 65C0 D1             POP DE
698 65C1 E5             PUSH HL
699 65C2 CD0C00        CALL PRNTS
700 65C5 CDBA03        CALL PRTHL
701 65C8 CD0C00        CALL PRNTS
702 65CB 1A             LD A,(DE)
703 65CC CDC303        CALL PRTHX
704 65CF E1             POP HL
705 65D0 C9             RET
706                      ;
707                      ;
708                      ;
709 65D1 CD0900        PRONT:  CALL NL            ;CR+LF
710 65D4 118662        LD DE,M15         ;'VIDEO OR PRINTER'
711 65D7 CD1500        CALL MSG
712 65DA CDB309        CALL GETCHAR      ;SCAN KEYBOARD
713 65DD FE16          CP 22             ;V
714 65DF CAF665        JP Z,VIDEO
715 65E2 FE05          CP 5              ;E
716 65E4 CA3866        JP Z,PRINTER
717 65E7 117F62        LD DE,M14         ;ERROR
718 65EA CD1500        CALL MSG
719 65ED CD3E00        CALL BELL
720 65F0 CD0900        CALL NL
721 65F3 C30060        JP MAIN
722                      ;
723                      ;

```

```

724 65F6 ED5BFC5F VIDEO: LD DE, (STARTE)
725 65FA ED4BF85F LD BC, (STOPE)
726 65FE 2AFE5F LD HL, (STARTR)
727 6601 3EF8 LOOPH: LD A, 0F8H
728 6603 32F25F LD (COUNT), A ;COUNTER
729 6606 CD1E00 CALL BRKEY ;CHECK FOR SHIFT/BREAK
730 6609 CA0060 JP Z, MAIN
731 660C CD0900 CALL NL
732 660F E5 PUSH HL
733 6610 62 LD H, D
734 6611 6B LD L, E
735 6612 CDBA03 CALL PRTHL
736 6615 E1 POP HL
737 6616 CD0C00 CALL PRNTS ;SPACE
738 6619 7E DATA: LD A, (HL)
739 661A CDC303 CALL PRTHX
740 661D CD0C00 CALL PRNTS ;SPACE
741 6620 13 INC DE
742 6621 23 INC HL
743 6622 CD2D64 CALL COMPARE
744 6625 CA0060 JP Z, MAIN
745 6628 3AF25F LD A, (COUNT)
746 662B 3C INC A
747 662C 32F25F LD (COUNT), A
748 662F C21966 JP NZ, DATA
749 6632 CD0900 CALL NL
750 6635 C30166 JP LOOPH
751 ;
752 ;
753 ;
754 6638 ED5BFC5F PRINTER: LD DE, (STARTE)
755 663C ED4BF85F LD BC, (STOPE)
756 6640 2AFE5F LD HL, (STARTR)
757 6643 D5 PUSH DE
758 6644 CD0900 CALL NL
759 6647 11BC62 LD DE, M18
760 664A CD1500 CALL MSG
761 664D 116762 LD DE, M17
762 6650 CD1500 CALL MSG
763 6653 CDB309 CALL GETCHAR
764 6656 D1 POP DE
765 6657 3EF0 LOOPX: LD A, 0F0H
766 6659 32F25F LD (COUNT), A
767 665C CD1E00 CALL BRKEY ;CHECK FOR SHIFT/BREAK
768 665F CA0060 JP Z, MAIN
769 6662 3E20 LD A, ' '
770 6664 CDC166 CALL ACPRNT
771 6667 7A LD A, D
772 6668 CDB866 CALL ROTATE
773 666B CDAF66 CALL CONPRNT
774 666E 7A LD A, D
775 666F CDAF66 CALL CONPRNT
776 6672 7B LD A, E
777 6673 CDB866 CALL ROTATE
778 6676 CDAF66 CALL CONPRNT
779 6679 7B LD A, E
780 667A CDAF66 CALL CONPRNT
781 667D 3E20 LOOPY: LD A, ' '
782 667F CDC166 CALL ACPRNT
783 6682 7E LD A, (HL)

```




```

784 6683 CDB866      CALL ROTATE
785 6686 CDAF66      CALL CONPRNT
786 6689 7E          LD  A,(HL)
787 668A CDAF66      CALL CONPRNT
788 668D 13          INC DE
789 668E 23          INC HL
790 668F CD2D64      CALL COMPARE
791 6692 CAA766      JP  Z,CRLF
792 6695 3AF25F      LD  A,(COUNT)
793 6698 3C          INC  A
794 6699 32F25F      LD  (COUNT),A
795 669C C27D66      JP  NZ,LOOPY
796 669F 3E0D        LD  A,CR
797 66A1 CDC166      CALL ACPRNT
798 66A4 C35766      JP  LOOPX
799                ;
800                ;
801 66A7 3E0D        CRLF:  LD  A,CR
802 66A9 CDC166      CALL ACPRNT
803 66AC C30060      JP  MAIN
804                ;
805                ;
806                ;
807                ;
808 66AF E60F        CONPRNT: AND  0FH           ;MASK IN LOWER NIBB
809 66B1 CDDA03      CALL ASC
810 66B4 CDC166      CALL ACPRNT
811 66B7 C9          RET
812                ;
813                ;
814 66B8 CB0F        ROTATE:  RRC  A
815 66BA CB0F        RRC  A
816 66BC CB0F        RRC  A
817 66BE CB0F        RRC  A
818 66C0 C9          RET
819                ;
820                ;
821                ;
822 66C1 E5          ACPRNT:  PUSH HL
823 66C2 C5          PUSH BC
824 66C3 2114E0      LD  HL,0E014H
825 66C6 46          LOOPS:  LD  B,(HL)
826 66C7 CB48        BIT  1,B
827 66C9 C2C666      JP  NZ,LOOPS
828 66CC 77          LD  (HL),A
829 66CD C1          POP  BC
830 66CE E1          POP  HL
831 66CF C9          RET
832                ;
833                ;
834                ;
835                ;
836                END

```

ADDR	5FF4	ASC	03DA	ACPRNT	66C1	BS	0008
BLANK	0020	BRKEY	001E	BELL	003E	BREAK	600C
CR	000D	COUNT	5FF2	CURSOR	1171	CONTROL	0DDC
CHECK	60D5	CE1OFF	6388	CE1ON	63C0	CE0OFF	63C8
CE0ON	63D0	COMPARE	642D	CHK	64B1	CK	64C6
CRLF	66A7	CONPRNT	66AF	DAT	5FF6	DUPLICATE	610C
DATA	6619	EPROMA	E00C	EPROMB	E00D	EPROMC	E00E
EPROMP	E00F	ERROR	639E	ERROR2	64E5	ERP	6583
FF	000C	FILESIZE	1102	FILESTART	1104	FILEXEC	1106
GETCHAR	09B3	GETNUM	6317	HBUFF	10F0	HEX	03F9
HOME	6436	INIT	63E8	INIT2	640C	LHEAD	0027
LDATA	002A	LOOPCR	6395	LOOP	643D	LOOP2	6452
LOOP3	64B9	LOOPR	6532	LOOPQ	6564	LOOPV	6596
LOOPH	6601	LOOPX	6657	LOOPY	667D	LOOPS	66C6
MSG	0015	MAIN	6000	M1	61EB	M2	61F2
M3	61F8	M4	6201	M5	620B	M6	6213
M7	6229	M8	6231	M9	6237	M10	623E
M11	6248	M12	624D	M13	625B	M17	6267
M14	627F	M15	6286	M16	629F	M18	62BC
M19	62CE	M20	62D5	M21	62F5	M22	6306
NL	0009	NORMAL	0BCE	OEOFF	63D8	OEON	63E0
PRTHL	03BA	PRTHX	03C3	PRNTS	000C	PHEAD	0021
PDATA	0024	PRNT	0012	PRINT	6034	PROGRAM	6040
PG16	608D	PG32	60B1	PGMR	6447	PGM	645E
PGM32	647C	PLOOP2	6487	P32	6493	PRONT	65D1
PRINTER	6638	READ	6165	READE	6507	RED1	6527
REC1	653E	RED0	6559	REC0	6570	ROTATE	66B8
START	6000	STOPE	5FF8	STOPR	5FFA	STARTE	5FFC
STARTR	5FFE	SCREEN	0FB1	SPECIAL	0BB9	STAEP	6193
STOEP	61A9	STARA	61BF	STORA	61D5	TBUFF	11A3
TIME	E419	VERIFY	60FA	V25ON	63A8	V25OFF	63B0
VERF	658B	VIDEO	65F6	WAIT	6439		

FROM SYSTEM BUS



EPROM Programer Circuit

To be used with a Sharp MZ80K PC

