

DEVELOPMENT OF AN INTELLIGENT PRINTER SHARER

By T. De Brandt

Thesis submitted in part fulfilment of the requirements for the Masters Diploma in Technology to the Department of Electrical Engineering (light current) at the Cape Technikon.

Research and Development Centre

Telkom S.A. LTD.

Cape Town

South Africa

November 1993

DECLARATION

I hereby declare that the contents of this thesis represents my own work and the opinions contained herein are my own. It has not been submitted before any examination at this or any other institution.

T. De Brandt

A handwritten signature in black ink, appearing to read 'T. De Brandt', written over a horizontal line.

(Signature)

ACKNOWLEDGEMENTS

On completion of this thesis, I would like to extend my sincere thanks to the following individuals for their assistance and support:

- ♦ Mr P.H. Kleinhans, my supervisor, for his encouragement, assistance and his constructive criticism towards my design ideas.

- ♦ Mr G.V. Williams and his staff at the Telkom S.A. Research and Development Centre, Cape Town, for the use of their facilities, their moral support and with whom many meaningful discussions were held.

- ♦ Mr K.E. Day, Chief Technical Officer, and his staff at the Bellville Data Section for their understanding and patience in allowing me to complete this project.

- ♦ My fellow student technologists, engineers and fellow colleagues for their encouragement and assistance.

- ♦ My family and friends for their understanding, moral support and encouragement throughout the design of this project.

ABSTRACT

This thesis describes the design, development and implementation of an intelligent printer sharer, capable of servicing ten personal computers and two printers.

OPSOMMING

Hierdie tesis beskryf die ontwerp, ontwikkeling en implementering van 'n intelligente drukker-deler, met die vermoë om tien persoonlike rekenaars en twee drukkers te dien.

Table of Contents.

	<u>page</u>
1. INTRODUCTION.....	1
2. OBJECTIVE.....	4
3. HARDWARE IMPLEMENTATION.....	6
3.1. Microprocessor (INTEL 80186).....	6
3.1.1. Address/Data Bus.....	7
3.1.2. On Board Clock Generator.....	9
3.1.3. Programmable Interrupt Controller.....	9
3.1.4. Programmable Timers.....	12
3.1.5. Chip Select and Ready Generation Unit.....	13
3.1.6. Programmable Direct Memory Access Unit (DMA).....	14
3.1.7. Internal Peripheral Interface.....	16
3.2. Program Memory Interface. (EPROM - 2764A).....	16
3.3 Data Memory Interface. (RAM - 5164S/L).....	18
3.4. Dynamic RAM Controller. (R8207-8).....	20
3.4.1. Microprocessor Interface.....	21
3.4.2. DRAM Interface.....	22
3.4.3. Reset and Programming the R8207-8.....	22
3.5. Dynamic RAM Buffer (KM44C256A-8 and P21256-80).....	25
3.6. Error generation and detection (74HCT280).....	26
3.7. Input/Output Ports.....	29
3.7.1. P.C. and Printer Ports. (8255A).....	30
3.7.2. Cascaded Programmable Interrupt Controllers. (8259A).....	34
3.8. Power Supply Unit (PSU).....	35
4. SOFTWARE DEVELOPMENT.....	36
4.1. Program Development Tools.....	36
4.2. Memory Map.....	36
4.2.1. Interrupt Vector Table.....	38
4.3. 80186 Peripheral Control Block.....	39

4.4. 80186 on Board Address Decoding.....	41
4.4.1 Programming the Upper Memory (ROM).....	42
4.4.2. Programming the Lower Memory (RAM)	44
4.4.3. Programming the Mid-range Memory (DRAM).....	45
4.4.4. Programming the Peripheral Chip Selects.	48
4.5. Programming the on Board DMA Controller.	50
4.5.1. Programming the channel control word.	50
4.5.2. Programming the Dest. and Source Pointer registers.	53
4.5.3. Programming the DMA Transfer Count registers.....	53
4.6. Programming the on Board Timers.	54
4.6.1. Programming the Timer Mode/Control Registers.....	55
4.6.2. Programming the Maximum Count Registers.....	57
4.6.3. Programming the Maximum Count Registers.....	57
4.7. Programming the on Board Interrupt Controller.....	58
4.7.1. Programming the INT1 Control Register.....	60
4.7.2. Programming the Timer Control Register.....	61
4.7.3. Programming the In-Service Register.	61
4.8. Assembler Programs.....	62
4.8.1. Reset Routine.....	62
4.8.2. Main Program	63
4.8.3. Timer 0 Interrupt Routine.	64
4.8.4. Timer 1 Interrupt Routine.	65
4.8.6. Printer Interrupt Routine.	68
4.8.7. Master and Slave IR7 Routine.....	68
5. PROBLEMS ENCOUNTERED.....	70
5.1. DRAM Controller.....	70
5.2. Data Bus.	70
5.3. GND Noise.....	71
5.4. Unwanted Interrupts.....	71
5.5. Debugging the Source Code.	72

6. CONCLUSION.....	73
7. FUTURE ENHANCEMENTS.....	74
7.1. Printer selection.....	74
7.2. Serial Ports.....	74
7.3. Size.....	75
8. BIBLIOGRAPHY.....	76
9. LIST OF ABBREVIATIONS.....	78
APPENDIX A:- Flowcharts.....	A1
APPENDIX B:- Program Listings.....	B1
APPENDIX C:- Circuit Diagrams	C1

1. INTRODUCTION.

The printer sharer is a stand alone unit capable of interfacing ten personal computers (P.C.s) to two printers (figure 1.1.) via their parallel ports. By the term "intelligent" the printer sharer will be capable of knowing, at all times what is connected on its various ports, whether any error conditions exists and in turn will provide visual indication thereof.

Intelligent Printer Sharer




Figure 1.1.

Printer Sharer Block Layout




Figure 1.2.

Figure 1.2. provides the block structure around which the printer sharer was designed. The INTEL 80186 micro-processor is used to control the operation of the printer sharer. 16K ROM, used for program memory and 16K RAM used for storage of the interrupt vector table, P.C. headers and other data variables aid the uP in its operation.

A DRAM controller is used to provide the critical timing and control signals required to address the 1 Meg DRAM buffer array. Files received from P.C.s are stored in this buffer where they are later printed out in the same order as they were received. To ensure error free transmission from the ten P.C.s to the two printers via the printer sharer, error generation and detection circuitry has been incorporated into

the design. Whenever a byte or word is written to the DRAM buffer a parity bit is generated which is then stored in a separate parity DRAM array. On reading from the same location a new parity bit is regenerated and then compared to the original one that was stored. If a discrepancy exists it is assumed that the DRAM chip is faulty and has to be replaced. Visual indication is provided (figure 1.1.).

In order to provide parallel communication, programmable peripheral interfaces (P.P.I. - INTEL 8255A) are used. They are also used to provide visual indication as to the status of the printer sharer via one of its ports (L.E.D.s are used). On a P.C. or printer port requesting service the 8255A will relay an interrupt request to one of two cascaded peripheral interrupt controllers (P.I.C. - 8259A) which in turn will inform the uP.

All P.C. and printer ports are continuously monitored so that the printer sharer is at all times aware as to the status of its ports. If a P.C. or printer's interface is disconnected or the power to it is switched on or off the unit will provide visual indication via L.E.D.s. If for some or other reason one of the printers becomes off line, runs out of paper or experiences a critical error the printer sharer will also be aware of this and indicate it.

2. OBJECTIVE.

Cases have arisen where a number of personal computers (P.C.s) are situated in close proximity to one or two printers. A computer classroom presents itself as an example where a substantial amount of printing has to be done, yet only one printer might be available. This could lead to a degree of frustration especially when several operators try to access a printer at the same time and are held up for as long as the printer is servicing other requesting P.C.s. This led to the idea of an intelligent printer sharer capable of servicing ten P.C.s and two printers.

An intelligent printer sharer with the following features was suggested:

- (i) The printer sharer should be able to accommodate ten P.C.s and two printers via their parallel ports.
- (ii) A buffer for the storage of files to be printed would have to be in the order of 1 Meg of dynamic RAM (low cost).
- (iii) Parity generation and parity error detection for the dynamic RAM would have to be present to ensure error free transmission.
- (iv) Would have the capability to distinguish between the different P.C.s and printers, sort out files in order of "first come first served" basis and reroute to an operational printer if one of them had to become faulty.
- (v) Would be able to detect incorrect conditions on its parallel ports and provide visual indication thereof.

- (vi) Documents printed must be identifiable to the P.C. operator to indicate to him which printout is his.
- (vii) The unit would be a stand alone unit.

One of the advantages of using this unit is the time saved when printing a document. The operator may commence with other urgent matters as his P.C. will not be held up by the slow throughput of printing directly to the printer (i.e. P.C.s are connected transparently to the printers).

Another advantage is the cost saving, as additional printers for each P.C. do not have to be purchased.

3. HARDWARE IMPLEMENTATION.

In order to address 1 mega-byte of DRAM a suitable microprocessor had to be chosen. The INTEL 80186 was decided upon as it is capable of doing this and has a number of the most common iAPX system components integrated into the same chip which in turn leads to simplification in the overall system design.

3.1. Microprocessor (INTEL 80186).

Figure 3.1. provides the overall organisation of the 80186 and all its integrated peripherals.

80186




Figure 3.1.

The features of the INTEL 80186 are:

- 16-bit CPU.
- 20-bit Address/Data bus (1 mega-byte address space).
- 8 MHz operation.
- On board clock generator.
- On board programmable interrupt controller (P.I.C.).
- Three on board programmable 16 bit timers.
- On board programmable memory and peripheral chip select logic.
- Two independent, on board, high speed direct memory access (DMA) channels.
- On board programmable wait state generator.
- Internal peripheral interface.
- On board local bus controller.
- This high scale integration doubles the throughput of the standard 8MHz INTEL 8086.

3.1.1. Address/Data Bus.

The 80186 has a 16 bit Address/Data bus (AD0 - AD15) which constitutes the time multiplexed memory or input/output address and data bus. Address bits, A16 - A19, are the four most significant address bits, therefore enabling the uP to address 1-mega byte of memory area (A0 - A19). Data bits D0 - D7 represent the lower half of the data bus, while D8 - D15 the upper half. Address bit A0 should be used to determine whether data should be enabled onto the lower half of the data bus, while the control line, Bus High Enable ($\overline{\text{BHE}}$), can be used for the upper half of the data bus (U14 and U15 pin 20 - Appendix C-5).

The Address/Data bits AD0 - AD15, address bits A16 - A19, as well as $\overline{\text{BHE}}$, are connected to an address latch (74HCT373) and are stored in the latch by Address Latch Enable (ALE) (U5, U6 and U7 pin 11 - Appendix C-3) going high during the first of the CPU's clock cycles (state T1). This 20 bit address bus allows for the 80186 to address 1 mega-byte of memory (ROM, RAM and other memory).

In order to prevent bus contention, data buffers (74HCT245) are required. Data ENable ($\overline{\text{DEN}}$) and Data Transmit/Receive ($\text{DT}/\overline{\text{R}}$) (U8, U9, U10 and U11, pins 1 and 19 - Appendix C-4) are used to simplify buffer interfacing. The $\overline{\text{DEN}}$ signal is driven low whenever the processor is ready to receive data (during a read) or when it is ready to send data (during a write). The $\text{DT}/\overline{\text{R}}$ signal determines the direction of data propagation through the bi-directional buffers. It is high whenever data is being written and low whenever data is being read into the uP.

3.1.2. On Board Clock Generator.

A clock generator and a crystal oscillator exists on board the 80186 (Figure 3.2.).

80186 Clock Generator and Oscillator




Figure 3.2.

The crystal oscillator is used with a 16 MHz parallel resonant, fundamental mode crystal (U1 pins X1 and X2 Appendix C-2) where its output is internally divided by two to provide the 50% duty cycle (8MHz) needed to run the uP. The 8MHz clock is externally available from the internal clock generator through the CLKOUT pin of the processor. Ready synchronisation is also performed by the clock generator.

3.1.3. Programmable Interrupt Controller.

The 80186's on board Programmable Interrupt Controller (PIC) performs in the same way as the 8259A type interrupt controller. This includes synchronising and prioritising interrupt requests, request type vectoring and nesting so that lower priority interrupts may be interrupted by higher priority interrupts. From figure 3.3. it can be seen that the

integrated PIC can receive external as well as internal interrupts (DMA and Timer channels).

80186 Interrupt Controller




Figure 3.3.

There are two major modes of operation:

- The non-iRMX 86 mode (master mode).
- The iRMX 86 mode.

In master mode the integrated PIC acts as the master interrupt controller for the system, presenting the interrupt requests directly to the 80186 CPU, while in iRMX 86 mode the PIC operates as a slave to an external master interrupt controller, handing its interrupts to the external interrupt controller, who in turn hands it to the CPU. For this design the master mode of operation is used, for which there are

three basic modes:

- The fully nested mode.
- The cascade mode.
- The special fully nested mode.

The four external pins, INT0 - INT3 can be configured in any of the three modes of operation while the fifth external interrupt pin is dedicated to being a Non-maskable Interrupt (NMI).

In fully nested mode the four pins are configured as four separate interrupt lines with each having their own internally generated interrupt vectors.

For the cascade and special fully nested mode both may have the four pins configured as either having three interrupt input lines and one interrupt acknowledge output line (1 external INTEL 8259A PIC) or two interrupt input lines and two interrupt acknowledge output lines (2 separate external INTEL 8259A PICs).

In cascade mode of operation, when two interrupts are received from the same external PIC, one after the other, the internal PIC will wait until the service routine for the first is completed before acknowledging the second interrupt. However in special fully nested mode the second interrupt can interrupt the first if it has been assigned a higher priority.

For this application the NMI interrupt was used as the interrupt indicating parity error when reading from the DRAM memory buffer and two INTEL 8259A PICs were cascaded with the

80186's internal PIC in order to provide interrupt requests from ten P.C.s and two printers. Pin INT1 of the 80186 serves as the interrupt input from the two cascaded INTEL 8259As and INT3/ $\overline{\text{INTA1}}$ provides the interrupt acknowledge output to the INTEL 8259As (U4 and U5 Appendix C-10). INT0 and INT2/ $\overline{\text{INTA0}}$ pins are not used as in this design.

3.1.4. Programmable Timers.

The 80186 integrated timer contains three independent programmable 16-bit timers/counters (Figure 3.4.) of which two may be used to count external events, to provide waveforms derived from either the uP clock or an external clock of any duty cycle, or to interrupt the uP after a programmable number of timer "events". Each of the two timers has its own two external pins (TI0, TI1, T00, T01).

80186 Timer Unit




Figure 3.4.

The third timer counts only the uP clock and can be used to interrupt the CPU after a programmable number of clocks, to prescale either of the other two timers, or to give the integrated Direct Memory Access (DMA) unit an interrupt request.

All three timers were used for this application but only as internal timers and therefore the two timers input pins are taken high (U1 pins 20 and 21 Appendix C-2). The third timer is used in the prescaler mode of operation.

3.1.5. Chip Select and Ready Generation Unit.

The integrated chip select logic unit provides programmable chip select generation for both memory and input/output peripherals, WAIT state (READY) generation, and latching of address bits A1 and A2.

The four areas addressable by the chip select logic unit are:

- Upper memory ($\overline{\text{UCS}}$) used to address the ROM area.
- Lower memory ($\overline{\text{LCS}}$) used to address the RAM area.
- Mid-range memory ($\overline{\text{MCS0-3}}$) used to address other temporary storage area (DRAM).
- Input/Output ($\overline{\text{PCS0-6}}$) used to address the fourteen input/output peripherals.

The range for each memory chip select line is programmable and can be set to 2K, 4K, 8K, 16K, 64K and 128K blocks (1K and 256K for upper and lower chip selects). In this application 16K of ROM ($\overline{\text{UCS}}$) and 16K of RAM ($\overline{\text{LCS}}$) is used. The rest of the memory is programmed to the printer sharer's DRAM buffer

(MCS0-3).

In order to address input/output peripherals seven Peripheral Chip Select lines have been provided which are programmed in 128 byte continuous blocks. The peripherals may be addressed from either memory or input/output mapping.

Each of the above chip select areas has a set of programmable READY bits which controls the integrated wait state generator. It is therefore possible to insert wait states (from 0 to 3) for any of the memory and input/output chip select areas. In this application no internal insertion of wait states were needed for both memory and input/output areas. External ready was however used for operations performed to the DRAM controller (R8207-8) and the interrupt controller (8259A) as explained below.

Each set of ready bits contains a bit which determines whether the external ready signals (ARDY and SRDY) will be used or ignored. In this case ARDY is used to indicate to the CPU that an interrupt acknowledge has been received (from the INTEL 8259A) by the CPU and that it may now read the interrupt type off the data bus (U1 pin 55 Appendix C-2). SRDY is taken from the INTEL R8207-8 DRAM controller's Advanced Acknowledge Port A pin (AACKA) (U1 pin 4 Appendix C-7) during a read or write to the DRAM to indicate to the CPU that it may continue processing.

3.1.6. Programmable Direct Memory Access Unit (DMA).

The integrated programmable Direct Memory Access Unit (DMA)

80186's internal PIC in order to provide interrupt requests from ten P.C.s and two printers. Pin INT1 of the 80186 serves as the interrupt input from the two cascaded INTEL 8259As and INT3/INTA1 provides the interrupt acknowledge output to the INTEL 8259As (U4 and U5 Appendix C-10). INT0 and INT2/INTA0 pins are not used as in this design.

3.1.4. Programmable Timers.

The 80186 integrated timer contains three independent programmable 16-bit timers/counters (Figure 3.4.) of which two may be used to count external events, to provide waveforms derived from either the uP clock or an external clock of any duty cycle, or to interrupt the uP after a programmable number of timer "events". Each of the two timers has its own two external pins (TI0, TI1, TO0, TO1).

80186 Timer Unit




Figure 3.4.

The third timer counts only the uP clock and can be used to interrupt the CPU after a programmable number of clocks, to prescale either of the other two timers, or to give the integrated Direct Memory Access (DMA) unit an interrupt request.

All three timers were used for this application but only as internal timers and therefore the two timers input pins are taken high (U1 pins 20 and 21 Appendix C-2). The third timer is used in the prescaler mode of operation.

3.1.5. Chip Select and Ready Generation Unit.

The integrated chip select logic unit provides programmable chip select generation for both memory and input/output peripherals, WAIT state (READY) generation, and latching of address bits A1 and A2.

The four areas addressable by the chip select logic unit are:

- Upper memory ($\overline{\text{UCS}}$) used to address the ROM area.
- Lower memory ($\overline{\text{LCS}}$) used to address the RAM area.
- Mid-range memory ($\overline{\text{MCS0-3}}$) used to address other temporary storage area (DRAM).
- Input/Output ($\overline{\text{PCS0-6}}$) used to address the fourteen input/output peripherals.

The range for each memory chip select line is programmable and can be set to 2K, 4K, 8K, 16K, 64K and 128K blocks (1K and 256K for upper and lower chip selects). In this application 16K of ROM ($\overline{\text{UCS}}$) and 16K of RAM ($\overline{\text{LCS}}$) is used. The rest of the memory is programmed to the printer sharer's DRAM buffer

(MCS0-3).

In order to address input/output peripherals seven Peripheral Chip Select lines have been provided which are programmed in 128 byte continuous blocks. The peripherals may be addressed from either memory or input/output mapping.

Each of the above chip select areas has a set of programmable READY bits which controls the integrated wait state generator. It is therefore possible to insert wait states (from 0 to 3) for any of the memory and input/output chip select areas. In this application no internal insertion of wait states were needed for both memory and input/output areas. External ready was however used for operations performed to the DRAM controller (R8207-8) and the interrupt controller (8259A) as explained below.

Each set of ready bits contains a bit which determines whether the external ready signals (ARDY and SRDY) will be used or ignored. In this case ARDY is used to indicate to the CPU that an interrupt acknowledge has been received (from the INTEL 8259A) by the CPU and that it may now read the interrupt type off the data bus (U1 pin 55 Appendix C-2). SRDY is taken from the INTEL R8207-8 DRAM controller's Advanced Acknowledge Port A pin (AACKA) (U1 pin 4 Appendix C-7) during a read or write to the DRAM to indicate to the CPU that it may continue processing.

3.1.6. Programmable Direct Memory Access Unit (DMA).

The integrated programmable Direct Memory Access Unit (DMA)

contains two independent high speed DMA channels which are capable of transfers from any combination of input/output and memory space (memory to memory, I/O to I/O, memory to I/O or vice versa) in either bytes or words. Figure 3.5. provides an overview of the organisation of the DMA unit.

80186 DMA Unit




Figure 3.5.

Each DMA channel has a 20-bit source and destination register, allowing access to the full 1 mega-byte address space of the 80186, which can be programmed to be incremented or decremented whenever a data transfer takes place. Each data transfer takes two bus cycles (a minimum of 8 clocks), one cycle to fetch the data and one cycle to deposit the data. This provides a maximum data transfer rate of 1 mega-word/second (or 2 mega-byte/second).

One channel in this project has been allocated to transferring

data from the ten P.C.s to the DRAM buffer (I/O to memory), while the other channel, to transferring from the buffer to the two printers (memory to I/O). All transfers are initiated from software and no use is made of external requests. The DMA request lines, DRQ0 and DRQ1 are therefore taken low (U1 pins 18 and 19 Appendix C-2).

3.1.7. Internal Peripheral Interface.

The 80186 CPU uses 16-bit registers, contained within an internal 256-byte control block, to control all the on board integrated peripherals. This control block may be mapped into memory or input/output space and most of them can be written to or read from.

3.2. Program Memory Interface. (EPROM - 2764A)

Two INTEL 2764A UV Electrically Programmable Read Only Memory (EPROM) chips are used for program memory (8192 words of 8 bits each) (see figure 3.6.). Two of these EPROMs therefore allow a total program memory space of 16K, one for the lower portion of the data bus and one for the upper. The access time of this chip is 180 ns which allows full speed operation without the addition of wait states when connected to the 80186.

2764A EPROM




Figure 3.6.

The 80186's output address bits, $A_1 - A_{13}$, are connected to the EPROM's address input lines, $A_0 - A_{12}$ (U16 and U17 Appendix C-6). A_0 from the 80186 is not connected as it is commonly used to specify a low or high byte transfer on the 16 bit data bus. The Upper Chip Select (\overline{UCS}) line of the CPU is connected directly to the Chip Enable (\overline{CE}) pin of the 2764A and is used to select the EPROMs whenever a read is performed to the chip. Output Enable (\overline{OE}) of the EPROM is used to gate data from the data output pins, 00-07, and is connected directly to the uP's Upper Chip Select line, \overline{UCS} . As can be seen from table 3.1. (mode selection) the stored program memory can only be read from the EPROM if its V_{pp} and Program (\overline{PGM}) lines are taken to +5V. These pins otherwise have other voltages applied to them in order to program or verify programming the 2764A.

Mode Selection

Mode	Pins							
	CE	OE	PGM	A9	A0	V _{PP}	V _{CC}	Outputs
Read	V _{IL}	V _{IL}	V _{IH}	X	X	V _{CC}	5V	D _{OUT}
Output Disable	V _{IL}	V _{IH}	V _{IH}	X	X	V _{CC}	5V	High Z
Standby	V _{IH}	X	X	X	X	V _{CC}	5V	High Z
Programming	V _{IL}	V _{IH}	V _{IL}	X	X	13V	5V	D _{IN}
Program Verify	V _{IL}	V _{IL}	V _{IH}	X	X	13V	5V	D _{OUT}
Program Inhibit	V _{IH}	X	X	X	X	X	X	High Z
Intelligent Identifier								
- Manufacturer	V _{IL}	V _{IL}	V _{IH}	V _H	V _{IL}	V _{CC}	5V	089H
- Device	V _{IL}	V _{IL}	V _{IH}	V _H	V _{IH}	V _{CC}	5V	008H

Table 3.1.

3.3 Data Memory Interface. (RAM - 5164S/L)

Two INTEL 5164A Static Random Access Memory (SRAM) chips, organised as 8192 words of 8 bits each, are used for external data memory (see figure 3.7.). The chip is made using the CMOS silicon gate process and by asserting either of the Chip Select ($\overline{CS1}$ or $\overline{CS2}$) lines false the chip is placed in power consumption mode (standby mode).

Static RAM (5164SL)




Figure 3.7.

The 80186's output address lines, A1 - A13, are connected to the 5164S/L's input address lines, A0 - A13 (U14 and U15 Appendix C-5). In order to extract data on the lower half of the data bus the 80186's address line, A0, is connected to the SRAM's Chip Select 1 ($\overline{CS1}$) input pin (U14 pin 20 Appendix C-5). Bus Enable High (\overline{BHE}) is connected to U15's $\overline{CS1}$ pin, to enable the upper half of the bus. Both byte and word transfers can be performed. The up's \overline{LCS} line is inverted (U2 Appendix C-5) to provide the correct condition to the SRAM's $\overline{CS1}$, whenever an access is made to the external data memory. \overline{WR} and \overline{RD} from the up is directly connected to Write Enable pin (\overline{WE}) and the Output Enable pin (\overline{OE}) of the 5164S/L respectively, in order to perform reading and writing to the chip.

The SRAM is primarily used to store temporary data (variables)

3.4.1. Microprocessor Interface.

The 80186's output clock is connected to the DRAM controller so that it works in synchronous with the 80186 at 8MHz. Whenever a read or write is performed to the DRAM one of the Mid-range Chip Selects ($\overline{\text{MCS0-3}}$) will go low. These chip selects are logically anded together (U4A Appendix C-2) to provide a signal to the R8207-8's Port Enable for port A pin, $\overline{\text{PEA}}$, so that it will be aware that it has been selected to transfer data to or from the DRAM. The 80186's status lines $\overline{\text{S0}}$, $\overline{\text{S1}}$ and $\overline{\text{S2}}$ are connected directly to the R8207-8's $\overline{\text{WRA}}$, $\overline{\text{RDA}}$ and $\overline{\text{PCTLA}}$ pins to ensure no wait state operation and are decoded so that the DRAM controller will know whether a read or write is being done to the DRAM (U1 pins 65, 66 and 68 Appendix C-7). This interfacing with the 80186 is known as the slow-cycle (8MHz) synchronous status interface.

The uP's address lines, A2 - A10, are connected to the R82078's lower address inputs, AL0 - AL8, in order to generate the row address for its internal address multiplexor and the address lines A11 - A19 are connected to the higher address inputs, AH0 - AH8, in order to generate the column address for the internal address multiplexor (U1 Appendix C-7).

The R8207-8 is capable of addressing four banks of DRAM array by decoding its Bank Select inputs, BS0 - BS1. By taking BS1 low and connecting the uP's address line, A1, the R8207-8 has two banks of DRAM that it has to address (U1 pins 36 and 37 Appendix C-7).

3.4.2. DRAM Interface.

Each bank of the R8207-8 has its own Column Address Strobe ($\overline{\text{CAS}}$) and Row Address Strobe ($\overline{\text{RAS}}$) pair to enable the DRAM controller to refresh and address each memory location in the DRAM array. The $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ lines in the two banks not used in this design have been reassigned to the banks that are occupied (U1 $\overline{\text{RAS0-3}}$ and $\overline{\text{CAS0-3}}$ Appendix C-7). This decreases the loading on the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ drivers. In order to distinguish between writing or reading to a word, an even byte or an odd byte in one of the banks, the 80186's address line, A0, and Bus High Enable ($\overline{\text{BHE}}$) signal are latched by the R8207-8's Port Select Enable pin (PSEN) into a D type latch (74HCT74) (U7 Appendix C-7). The $\overline{\text{Q}}$ output of the 74HCT74 latches are then gated (U8 Appendix C-7) with the Write Enable (WE) pin of the DRAM controller in order to enable the lower or upper banks or both.

3.4.3. Reset and Programming the R8207-8.

The reset input to the R8207-8 is taken from the system reset (80186 reset output) and has to be a differentiated reset because of the time needed to program the DRAM controller before the uP executes its first instruction.

R8207-8 Differentiated Reset




Figure 3.9.

As can be seen from the timing signals in fig 3.9. the R8207-8 reset pulse is a lot shorter than that of the 80186 reset output. This is accomplished by the circuitry in Appendix C-7, components U4, U5 and U6.

On the falling edge of the reset pulse the R8207-8 begins programming operations by shifting in the contents of the two external shift registers (74HCT165) (U2 and U3 Appendix C-7) into its Program Data Input pin (PDI). The external shift registers are parallel-in/serial-out 8-bit registers and shifting is enabled by a low on the Shift/Load (SH/LD) input pin. Clocking to the 74HCT165 is derived from the DRAM controller's Multiplexor Control/Programming Clock (MUX/PCLK) pin. The parallel hardware strapped inputs (A - H) are clocked via the Q output in order to pre-program the R8207-8 whilst the rest of the system is still in the state of reset. It can

therefore be seen that the reset pulse for the R8207-8 has to be sufficiently short to enable the DRAM controller to have enough time to program itself. Figure 3.10. displays the structure of the mode program data word that is used to program the R8207-8. Table 3.2. provides the options available when strapping the shift register's parallel inputs to obtain the mode program data word.

Mode Program Data Word



Figure 3.10.

Programming Options for the Mode Program Data Word

Program Data Bit	Name	Polarity/Function
PD0	ECC	ECC = 0 For Non-ECC Mode
PD1	SA	SA = 1 - Port A is Synchronous SA = 0 - Port A is Asynchronous
PD2	SB	SB = 0 - Port B is Synchronous SB = 1 - Port B is Asynchronous
PD3	CFS	CFS = 1 - Fast-Cycle iAPX 286 Mode CFS = 0 - Slow-Cycle iAPX 86 Mode
PD4	RFS	RFS = 1 - Fast RAM RFS = 0 - Slow RAM
PD5 - PD6	RB0 - RB1	RAM Bank Occupancy
PD7	CI1	Count Interval Bit 1
PD8	CI0	Count Interval Bit 0
PD9	PLS	PLS = 1 - Long Refresh Period PLS = 0 - Short Refresh Period
PD10	EXT	EXT = 0 - Not Extended EXT = 1 - Extended
PD11	FFS	FFS = 0 - Fast CPU Frequency FFS = 1 - Slow CPU Frequency
PD12	PPR	PPR = 1 - Most Recently Used Port Priority PPR = 0 - Port A Preferred Priority
PD13	TM1	TM1 = 0 - Test Mode 1 off TM1 = 1 - Test Mode 1 off enabled
PD14	0	Reserved - Must Be Zero
PD15	0	Reserved - Must Be Zero

Table 3.2.

3.5. Dynamic RAM Buffer (KM44C256A-8 and P21256-80).

Two types of Dynamic Random Access Memory (DRAM) are used in this application (U9 -U20 Appendix C-8).

The SAMSUNG KM44C256A-8 (see figure 3.11.) is a CMOS high speed, 262144 x 4 bits, (DRAM) with an access time of 80 ns and is used purely for the storage of files received from the different P.C.s.

SAMSUNG KM44C256A-8 Dynamic RAM




Figure 3.11.

Since the KM44C256A-8 has only 9 address inputs (A0 - A8), time multiplexed addressing is used to input the 9 row and 9 column addresses. This is done by individually strobing the Row Address Strobe (RAS) first to input the row address and then the Column Address Strobe (CAS) to input the column

address. The state of the Write Enable (\overline{W}) and the Output Enable (\overline{OE}) input pins determine whether a read, write or refresh operation is being performed on the DRAM. The DRAM's data pins, DQ1 - DQ4, are in the high impedance state whenever \overline{CAS} or \overline{OE} pins are high. The critical timing required between the various signals is provided by the DRAM controller (R8207-8).

The chip features fast page mode operation which allows high speed random access of memory within the same row. This allows for \overline{RAS} - only refresh to be used by strobing in the row address and refreshing the entire row. The cycle must be repeated for each of the 512 rows every 8 ms. \overline{CAS} must remain high during this refresh cycle.

The other DRAM implemented in this design is the INTEL P21256-80 which is a NMOS DRAM organised as 262144 x 1 bit and also has an access time of 80 ns. Its function is to store the parity bit generated by the parity generation circuitry. It operates in the same way as the KM44C256A-8 except that it has separate data input/output pins (DI and DO) and does not have the \overline{OE} pin.

3.6. Error generation and detection (74HCT280).

Four 74HCT280 chips are used for parity generation and detection, of which two serve the lower half of the data bus and the other two the upper half. U21 and U22, Appendix C-9, provide parity generation while U23 and U24 provide parity detection for the uP's 16 bit data bus.

Whenever there is a change on any of the parity generator's input data pins, A-H, the even output pin (EVEN) will change accordingly to provide a even parity bit that may be written to the appropriate P21256-80 DRAM (take note that the I input has been taken low). The address to which this parity bit is written too will be the same address that is being accessed in the DRAM buffer array (KM44C256A-8). Although the 74HCT280 is generating even parity continuously as the states on the data pins change this parity bit will only be stored if the P21256-80's \bar{W} pin is taken low (U13, U14, U19 and U20 pin 3 Appendix C-8) (i.e. a write is being performed to the DRAM buffer array).

When a read is done on the DRAM buffer array at a specific location (KM44C256A-8), a read will simultaneously be done on the DRAM chip (P21256-80) at that same location. This parity bit is then fed to the parity detection circuitry (U23 and U24 pin I Appendix C-9), where even parity is regenerated but this time with the byte present on the data bus as well as its I input. U23 and U24 pin 5 (EVEN pin) is connected via a D-type latch (74HCT74, U26) and a OR-gate to the uP's NMI interrupt pin. In order for the NMI interrupt to become active it would mean that the EVEN output from either of the two 74HCT280 would have to be high (this would indicate an error at the location accessed in the DRAM array).

Function Table for the 74HCT280

Numbers of Inputs A through I that are High	Outputs	
	Even	Odd
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H

Table 3.3.

In order to understand this principle better lets take an example where the byte to be stored at a location is 0AAH. The parity bit generated from this byte at the EVEN output (U21 or U22) will be a "1" (refer to table 3.3.) and will be stored at exactly the same location in the parity section of DRAM. On reading from the same address as previously mentioned, we should find the byte 0AAH on the data bus and the parity bit to be a "1". This fed to U23 or U24 pins A-I will cause the EVEN output to now be a "0" and therefore the NMI interrupt will not be activated. If however the parity bit read was perhaps a "0" or the byte was of another value then the EVEN output will become a "1" resulting in the NMI interrupt becoming operational.

Output Enable (\overline{OE}) which is connected to the DRAM array is used to clock the 74HCT74 whenever a read is done to the DRAM buffer. In order to ensure correct conditions on the NMI line the EVEN outputs of the parity detection circuit are only let through (via the tri-state buffers, U4) if the Mid-range Chip Select (\overline{MCS}) line from the 80186 goes low. The \overline{MCS} line is also gated with the A0 and \overline{BHE} lines from the uP (U25) so that the correct tri-state buffer is enabled for an access to either the lower or upper part of the data bus.

3.7. Input/Output Ports.

Parallel communication with ten PC's and two printers requires the need to supply some means of interfacing the 80186's system bus with these peripheral devices. To achieve this a programmable peripheral interface chip (INTEL 8255A) is used for each parallel port.

If a P.C. should want to transfer information via its parallel port, the 80186 must somehow be informed that it must service a requesting port. Two cascaded programmable interrupt controllers (INTEL 8259A) are used for this purpose and they form part of the 80186's input/output address map.

Addressing these input/output peripheral interfaces is done by decoding the uP's address lines, A4 - A7, with a 74HCT154 4-16 line decoder (U1 A - D pins Appendix C-10). If a input/output operation is performed the uP's \overline{PCS} lines will become active and enable the decoder via its $\overline{G1}$ input pin. The A - D inputs will then determine which one of the sixteen normally high output pins will go low in order to select the correct peripheral device. In this application only 14 of the 16 output lines are used to select between the parallel peripheral interfaces feeding the ten P.C.s and two printers as well as the two programmable interrupt controllers.

Two octal tri-state transceiver (74HCT245) (U2 Appendix C-10 and U2 Appendix C-12) are connected to the lower half of the data bus to drive six individual peripheral interfaces and two tri-state buffer (74HCT244) (U3 Appendix C-10 and U1 Appendix

C-12) is used for the \overline{WE} , \overline{RD} , A1 and A2 lines.

3.7.1. P.C. and Printer Ports. (8255A)

The INTEL 8255A Programmable Peripheral Interface (PPI) is used as the communication interface between the 80186 and the ten P.C.s and two printers. The PPI requires no external logic to control its operation as it is programmed from the system software.

8255A Programmable Peripheral Interface




Figure 3.12.

From figure 3.12. (also Appendix C 14-15) it can be seen that the 8255A has a 3-state bi-directional buffer which is used to interface the 80186's data bus to the chip. Data, control words and status information can be transferred via the data bus buffer whenever a input/output instruction is executed by the 80186.

The chip has three 8-bit input/output ports (A, B and C) which are able to be configured in a variety of operating modes by the system software of which there are three major modes.

(i) **Mode 0 (basic input/output):** This mode provides for simple input and output operation where no "handshaking" is required.

(ii) **Mode 1 (strobed input/output):** This mode allows the transfer of data to or from a specific port in conjunction with "handshaking" signals. Both ports A and B may be configured in this mode but data transfer is uni-directional. Lines on port C are used to generate or accept these "handshake" signals.

(iii) **Mode 2 (strobed bi-directional input/output):** This mode operates in the same fashion as mode 1 except that data can be transmitted bi-directionally and only port A can be configured in this mode of operation. Control signals ("handshaking") to maintain proper bus flow are also provided by port C.

For this application each 8255A has port A configured for mode 1 and port B as mode 0. Port A for the ten P.C. ports serves as an input port for data that is to be stored in the DRAM buffer and an output port for the two printers. Lines on port B are connected to light emitting diodes LED's to indicate various status and diagnostic conditions. Port C's pins that are not needed for "handshaking" are used as either input or output pins to the P.C. or printer parallel interface (error, select etc.). The functions of each port pin for 8255As servicing a P.C. and 8255As interfacing a printer are specified below in tables 3.4. and 3.5..

P.C. Interface

PIN	DESCRIPTION
PA0-PA7	Input data from P.C. to be stored in DRAM buffer.
PB0	LED: Permanently on = P.C. connected, Flashing = data transfer in progress.
PB1-PB7	Not used.
PC0	BUSY: Indicates to P.C. that printer sharer is not able to accept data.
PC1	PAPER ERROR (PE): Indicates to P.C. that both printers are out of paper and cannot accept data.
PC2	ERROR: Indicates to P.C. that both printer is unavailable due to a critical error (no printer connected, power off, off line etc.) and therefore cannot accept data.
PC3	INTR: Interrupts the uP after a byte has been latched into Port A's input latch. INTR is set if STROBE = "1", ACKNLG = "1" and the Interrupt Enable (INTE) bit = "1". INTE is software programmable (mode 1) ¹ .
PC4	STROBE: A low of no shorter than 50 micro sec. from a P.C. on this input loads data into port A's data latch (mode 1) ¹ .
PC5	ACKNLG: A "1" on this output indicates an acknowledgement to the P.C. that its input buffer is full (mode 1) ¹ .
PC6	Not used
PC7	STROBE: This input is primarily used to determine whether a P.C. is physically connected to the printer sharer. A "1" confirms that a P.C. is connected.

Table 3.4.

Notes:

¹ These pins operate in conjunction with port A (mode 1) and cannot be used for any other purpose.

Printer interface

PIN	DESCRIPTION
PA0-PA7	Output data from P.C. to be printed to printer.
PB0	LED: Permanently on = Printer connected, Flashing = data transfer in progress.
PB1	LED: Error condition such as paper out, power off, printer off line etc., exists on one of the printers (one LED for each individual printer).
PB2	LED: NMI interrupt is in service, indicating a faulty DRAM location ¹ .
PB3-PB7	Not used.
PC0	PAPER ERROR (PE): Indication to printer sharer that printer is out of paper and therefore no transfer of data must take place.
PC1	ERROR: Indicates to printer sharer that printer is unavailable due to a critical error (no printer connected, power off, off line etc.) and therefore cannot print any data.
PC2	SCLT: A "1" on this output line will select the printer.
PC3	INTR: Interrupts the uP whenever the printer has accepted data transmitted by the uP. INTR is set if STROBE = "1", ACKNLG = "1" and the Interrupt Enable (INTE) bit = "1". INTE is software programmable (mode 1) ² .
PC4	Not used.
PC5	INIT: Initialise is used to clear the printers buffer and to configure the printer according to the hardware strappings that are internal to the printer.
PC6	ACKNLG: A "0" from the printer on this input indicates to the 8255A that data from port A has been accepted by the printer. In essence, an acknowledgement to the Printer sharer that a byte has been received by the printer. (mode 1) ² .
PC7	STROBE: A low of no shorter than 50 micro sec. from the 8255A on this output indicates to the printer that a byte has been loaded into port A's buffer and is ready to be transferred to the printer (mode 1) ² .

Table 3.5.

Notes:

¹ Only on second printer port.

² These pins operate in conjunction with port A (mode 1) and cannot be used for any other purpose.

Address lines, A1 and A2, from the 80186 are connected to the 8255A's A0 and A1 input pins. This enables the system software, in conjunction with the \overline{RD} and \overline{WR} input pins, to control the selection of one the three ports or the control

word registers.

Lines on the P.C. and printer interfaces are buffered with 74HCT244s in order to protect the 8255As from damage and to also drive these lines. 22nF capacitors on these lines are also used to minimise noise.

3.7.2. Cascaded Programmable Interrupt Controllers. (8259A)

In order to make the 80186 aware of the fact that there are P.C.s or printers that need servicing, two cascaded INTEL 8259As (fig. 3.13.) (U4 and U5 Appendix C-10) are implemented in this design. Each 8259A is programmable from the system software and is capable of handling 8 individual interrupts.

8259A Programmable Interrupt Controller




Figure 3.13.

The lower half of the uP data bus, D0 - D7, is connected to

the 8259A's data input pins as well as address line, A1, is connected to the its input pin, A0. This allows for the uP, in conjunction with the \overline{RD} and \overline{WR} lines to write and read to the various command and status registers.

The Slave Program/Enable Buffer ($\overline{SP/EN}$) input pin for U5 is taken high in order to designate that this chip is the master controller in the cascade arrangement. U4, being the slave controller has its $\overline{SP/EN}$ pin taken low. The slave interrupt output (INT) pin is taken to the master's Interrupt Request (IR7) input pin to indicate to the master controller whenever an interrupt request is pending. When a slave request is activated and then acknowledged by the uP's Interrupt Acknowledge (\overline{INTA}) line the master controller will instruct the slave to release its interrupt vector information onto the data bus. Vector information is only allowed onto the data bus after the second \overline{INTA} pulse from the 80186 has occurred and control of the slave is achieved by using the three line cascade bus, (CAS0-2).

The masters INT output pin is connected to the uP's INT1 input pin which provides access to the 80186's on board programmable interrupt controller.

3.8. Power Supply Unit (PSU).

The printer sharer requires +5V and 0V to all its chips for it to function correctly. A power supply board was recovered from a personal computer that was not in use anymore. Being a 200 Watt power supply it is capable of providing the stable voltages that are needed for the printer sharer's operation.

4. SOFTWARE DEVELOPMENT.

Once the hardware was tested to be connected electronically correct, test routines were written to initialise and test the various chips. Light emitting diodes (LED's) were placed on port B of all the 8255As in order to indicate whether a test was successful or not. Contents of a particular register could also be displayed. After initialisation and testing, separate routines were written for the overall operation of the printer sharer. These routines were later combined into one large program which were burned into two 8K-byte INTEL 2764A EPROMs.

4.1. Program Development Tools.

Due to the high cost and the availability of an in-circuit emulator for the 80186, software for this project was written with the aid of an EPROM emulator.

Debugging the software consisted of writing to one of the 8255A's port B (LED's were connected to these ports) whenever a certain portion of the software had been successfully completed. If the contents of a particular register had to be monitored the above mentioned LED's provided visual indication of its change by writing to the separate ports during the execution of the program. The system software was written in assembler language.

4.2. Memory Map.

The 20-bit address bus of the 80186 is capable of addressing 1 mega-byte of external memory and 64K of input/output space.

Incorporated into the memory space there exists 16K ROM

(program memory), 16K RAM (data memory) and almost 1Meg of DRAM buffer (storage for files received from P.C.s). Figure 4.1. provides the layout of the memory and input/output address space.

Memory and Input/Output Address Map




Figure 4.1.

The read only memory (ROM) section of memory is primarily used for the storage of the system software that enables the printer sharer to operate properly. Data variables and the interrupt vector table are also originally stored in ROM but are transferred to RAM as soon as the Lower Chip Select (LCS) line is initialised. These variables, once in RAM can be written to and read back whenever the need arises.

Upon reset of the 80186 the Upper Chip Select ($\overline{\text{UCS}}$) line will be programmed to reset at address 0FFFF0H. The first 16 bytes of program that the 80186 executes must therefore initialise the $\overline{\text{UCS}}$ line to select 16K of ROM in the upper most part of the memory map and then perform a jump to the bottom of ROM in order to start the main part of the system program.

All files that are received from the ten P.C.s are stored in the DRAM buffer until they are printed.

The top of input/output space has been reserved for the peripheral control block where control registers are used to define the operation of the 80186 integrated peripherals. The ten P.C. ports, two printer ports (8255A) and the two external interrupt controllers (8259A) are addressable in input/output space from 0000H to 02D2H.

4.2.1. Interrupt Vector Table.

The interrupt vector table when transferred to RAM will occupy 284 bytes starting at address 00000H. Table 4.1. provides a breakdown of the interrupt vector table used for this application.

Interrupt Vector Table

Interrupt Name	Vector Type	Used ?
Divide Error	0	No
Single Step	1	No
Non Maskable	2	Yes
Breakpoint	3	No
Overflow	4	No
Array Bounds	5	No
Unused Opcode	6	No
Escape opcode	7	No
Timer 0	8	Yes
Reserved	9	No
DMA0	10	No
DMA1	11	No
INT0	12	No
INT1	13	No
INT2	14	No
INT3	15	No
Reserved	16-17	No
Timer 1	18	Yes
Timer 2	19	No
Master 8259A	32-39	Yes
Slave 8259A	64-71	Yes

Table 4.1.

The non-maskable interrupt routine is performed whenever a error is found at a DRAM memory location by the parity generation and detection circuitry.

Only timer 0 and 1 are used in this application. Timer 2 acts as a prescaler for timer 1.

The master and slave interrupt routines serve the ten P.C.s and two printers that are connected.

4.3. 80186 Peripheral Control Block

The four 80186 programmable integrated peripherals are

controlled by 16-bit registers located in an internal 256-byte control block (see figure 4.2). Control and status registers are provided for each of the programmable peripherals.

Internal Control block

	<u>Offset</u>
Relocation Register	FEH
DMA Channel 1	DAH D0H
DMA Channel 0	CAH C0H
Chip Select Control Registers	A8H A0H
Timer 2 Control Registers	66H 60H
Timer 1 Control Registers	5EH 58H
Timer 0 Control Registers	56H 50H
Interrupt Control Registers	3EH 20H

Figure 4.2.

The control map may be mapped into either memory or input/output space and each peripheral's registers are located at a fixed location above the programmed base address which is found in the relocation register. Upon reset the peripheral control block will be located at the top of input/output space (OFF00H - OFFFFH). See figure 4.1., Memory and Input/Output Address Map. If the control block is to be moved to another area in either memory or input/output space the relocation register has to be programmed with the new base address. The layout of the relocation register may be found in figure 4.3.

Relocation Register



- ET :
ESC Trap/No ESC Trap (1/0).
- M/IO:
Register block located in memory/IO space (1/0).
- RMX:
Normal Interrupt Controller mode/iRMX compatible Interrupt Controller mode (0/1).

Figure 4.3.

For this application the peripheral control block is left in input/output space starting at address 0FF00H.

4.4. 80186 on Board Address Decoding.

Most of the address decoding is done via the 80186 on board chip select unit which provides programmable chip select generation for both memory and input/output peripherals.

The memory chip select lines are divided into three groups:

- Upper memory for ROM.
- Lower memory for RAM.
- Mid-range memory for the DRAM buffer.

The size of each group is user programmable and can be set to 2K, 4K, 8K, 16K, 32K, 64K, 128K as well as 1K and 256K for ROM and RAM chip selects. The memory chip selects are controlled by four registers located in the internal control block (see figure 4.2.). One register is needed for both upper and lower memory chip selects, while two are needed to control the mid-range chip selects.

The input/output area is accessible via the 80186's seven

peripheral chip select lines ($\overline{\text{PCS0-6}}$). An external decoder (74HCT154) is used to assist in addressing the ten P.C. ports, two printer ports and the two external interrupt controllers. The 74HCT154 is a 4 to 16 line decoder with the 80186 address bits A4-A7 connected to its A-D inputs. Address bits A1 and A2 are connected to the various peripherals in order to select internal registers which define the mode of operation of the different peripherals. The address decoding for the external peripherals is provided in table 4.2.

Input/Output Address Decoding

Peripheral device	Address range	Decoder Inputs				Decoder Output
		A7	A6	A5	A4	
P.C. 0 (8255A)	0000H - 0006H	0	0	0	0	0
P.C. 1 (8255A)	0010H - 0016H	0	0	0	1	1
P.C. 2 (8255A)	0020H - 0026H	0	0	1	0	2
P.C. 3 (8255A)	0030H - 0036H	0	0	1	1	3
P.C. 4 (8255A)	0040H - 0046H	0	1	0	0	4
P.C. 5 (8255A)	0050H - 0056H	0	1	0	1	5
P.C. 6 (8255A)	0160H - 0166H	0	1	1	0	6
P.C. 7 (8255A)	0170H - 0176H	0	1	1	1	7
P.C. 8 (8255A)	0180H - 0186H	1	0	0	0	8
P.C. 9 (8255A)	0190H - 0196H	1	0	0	1	9
Printer 0 (8255A)	01A0H - 01A6H	1	0	1	0	10
Printer 1 (8255A)	01B0H - 01B6H	1	0	1	1	11
Master Interrupt Controller (8259A)	02C0H - 02C2H	1	1	0	0	12
Slave Interrupt Controller (8259A)	02D0H - 02D2H	1	1	0	1	13

Table 4.2.

4.4.1 Programming the Upper Memory (ROM).

On reset the 80186's $\overline{\text{UCS}}$ line is defined to address a 1K area of upper memory (ROM). The 80186 also starts executing from address 0FFFF0H and because the upper memory limit is 0FFFFFH

This register can only be programmed with the legal values for bits 6-13 displayed in table 4.4. Any combination of bits 6-13 not in table 4.4. will result in improper function of the $\overline{\text{LCS}}$ line. The LMCS register was programmed with 03FCH which allows a RAM area of 16K , with its upper memory limit at 03FFFH. R0-R2 bits are used to specify the number of wait states to be inserted on a operation that is performed to RAM ($\overline{\text{LCS}}$ becomes active). No wait states are needed when addressing the INTEL 5164S/L SRAM chip.

4.4.3. Programming the Mid-range Memory (DRAM).

The 80186 has four Mid-range Chip Select lines ($\overline{\text{MCS0-3}}$) which together are used to address a specific memory block within the 1 mega-byte memory space of the DRAM buffer. The areas defined for the $\overline{\text{UCS}}$ (16K) and the $\overline{\text{LCS}}$ (16K) lines are not addressable by the $\overline{\text{MCS0-3}}$ lines.

Two registers control the size and the base address of the memory block that is being addressed. Bits 8-14 of the Memory Peripheral Chip Select (MPCS) register at offset 0A8H in the internal control block (figure 4.2.) determines the size of the memory block and bits 9-15 of the Mid-range Memory Chip Select (MMCS) register at offset 0A6H defines the base address. Figure 4.6. and 4.7. shows the structures of the MPCS and MMCS registers.

MPCS Register




Figure 4.6.

MPCS Programming Values

Total Memory Block Size	Individual Select Size	MPCS Bits 8-14
8K	2K	00000001B
16K	4K	00000010B
32K	8K	00000100B
64K	16K	00001000B
128K	32K	00010000B
256K	64K	00100000B
512K	128K	01000000B

Table 4.5.

When programming the MPCS register one of the values in table 4.5. must be used otherwise unpredictable operation of the $\overline{\text{MCS0-3}}$ will occur. The EX, MS and R0-R2 bits are used for peripheral function and are described under the heading 4.4.4. Peripheral Chip Selects. Each of the four $\overline{\text{MCS0-3}}$ lines will each be active for one quarter of a particular memory block. Therefore if the block size was programmed to be 64K then each $\overline{\text{MCS}}$ line would be active for 16K of that block with $\overline{\text{MCS0}}$ being active for the first quarter and $\overline{\text{MCS3}}$ being active for the last quarter.

MMCS Register



external ready is still needed from the INTEL R8207-8 DRAM controller to tell the 80186 when it is ready to perform another operation (80186 SRDY line).

After reset both the MPCS and MMCS registers are undefined and will only become active once both of them have been accessed. Figure 4.8. displays the memory block mapping for the DRAM buffer.

Mid-range Memory Block Mapping




Figure 4.8.

The base address may be set to any integer multiple of the size of the total memory block selected. For example if a 512K memory block had to be used it would not be possible in this

application because the base addresses for a 512K memory block would either have to be 00000H or 080000H and this would be in conflict with the definition of the $\overline{\text{LCS}}$ and $\overline{\text{UCS}}$ (16K RAM, starts at 00000H and 16K ROM, ends at 0FFFFFFH which would fall into the 512 memory block). Therefore it was necessary to start addressing the DRAM block with a 16K memory block following the RAM memory area (figure 4.8.). Integer multiples for 16K are 00000H, 04000H, 08000H, 0C000H etc. The next memory block that had to be programmed was a 32K block because 08000H is also an integer multiple of 32K (00000H, 08000H, 010000H, 018000H etc.). The rest of the DRAM memory buffer is divided into memory blocks reaching up to 128K.

4.4.4. Programming the Peripheral Chip Selects.

The 80186 provides peripheral chip selection for up to seven peripheral devices. The chip select lines, $\overline{\text{PCS0-6}}$, are active for seven contiguous blocks of 128 bytes (table 4.6) and may be mapped into memory or input/output space. They are controlled by programming the PACS and MPCS registers located at offset 0A4H and 0A8H respectively in the internal control block (figure 4.2.).

PCS0-6 Address Ranges

PCS Line	Active Between locations
PCS0	PBA+000 - PBA+127
PCS1	PBA+128 - PBA+255
PCS2	PBA+256 - PBA+383
PCS3	PBA+384 - PBA+511
PCS4	PBA+512 - PBA+639
PCS5	PBA+640 - PBA+767
PCS6	PBA+768 - PBA+895

Table 4.6.

The layout of the MPCS register can be found in figure 4.6. under the previous heading, 4.4.3. Mid-range Memory. Although this register is primarily used for defining the mid-range memory block size, five bits are used to define the operation of the $\overline{\text{PCS}}$ lines. EX defines the function of the $\overline{\text{PCS5}}$ and $\overline{\text{PCS6}}$ lines where they may be programmed to provide latched address bits A1 and A2 (EX = "0") or function as normal chip select lines (EX = "1"). MS is used to select whether the $\overline{\text{PCS0-6}}$ lines are mapped into memory (MS = "1") or input/output space (MS = "0"). Ready bits, R0-R2, define the amount of wait states to be inserted on a operation performed by the $\overline{\text{PCS4-6}}$ lines. For this application all seven $\overline{\text{PCS}}$ lines are used as chip select lines mapped into input/output space and with no wait state insertion (R0-R2 = "0"). An external ready signal is however required from the INTEL 8259A interrupt controller (80186 ARDY line).

PACS Register



Figure 4.9.

The Programmable Base Address (PBA, table 4.6.) for a chip select block is programmed into the PACS register (figure 4.9.). Bits 6-15 of this register corresponds to bits A10-A19 of the 20-bit PBA. Bits 0-9 will all be zeros. Ready bits R0-R2 specify wait state insertion for operation by the $\overline{\text{PCS0-3}}$ lines. No internal ready generation was required in this application. The PACS register is programmed with 003CH indicating a base address (PBA) of 0000H. See figure 4.1. (Memory and Input/Output Memory Map) as well as table 4.2.

(Input/Output Address Decoding).

4.5. Programming the on Board DMA Controller.

Each of the two 80186 on board DMA channels are controlled by four control registers located in the internal control block (figure 4.2.). These registers include a 20-bit source pointer (2 words), a 20-bit destination pointer (2 words), a 16-bit transfer counter, and a 16-bit control word. Changes made to these registers will be reflected immediately in the operation of the DMA channel. Table 4.7. specifies the offset at which these registers are located in the internal control block.

DMA Internal Control Block Format

DMA Register Name	DMA Register Offset	
	Channel 0	Channel 1
Control Word	0CAH	0DAH
Transfer Count	0C8H	0D8H
Destination Pointer (upper 4 bits)	0C6H	0D6H
Destination Pointer (lower 16 bits)	0C4H	0D4H
Source Pointer (upper 4 bits)	0C2H	0D2H
Source Pointer (lower 16 bits)	0C0H	0D0H

Table 4.7.

Both DMA channels are used in this design, channel 0 for the transfer of data from the ten P.C. ports to the DRAM buffer and channel 1 for transfers from DRAM to the two printer ports. The following sections describe the programming of the different control registers.

4.5.1. Programming the channel control word.

The channel control word contains information that determines the precise mode of operation for each channel. Figure 4.10 provides the layout of the channel control word with a brief

summary of the functions of each individual bit.

DMA Channel Control Word Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DESTINATION			SOURCE									CHG/	ST/	B/	
M/IO DEC INC			M/IO DEC INC			TC	INT	SYN	P	TDRQ	X	NOCHG	STOP	W	

X = Don't care

- | | |
|--|---|
| <ul style="list-style-type: none"> • B/W :
Byte/Word (0/1) transfers. • ST/STOP :
Start/Stop (1/0) channel operation. • CHG/NOCHG :
Change/Do Not Change (1/0) ST/STOP bit. If this bit is set when writing to the control word, the ST/STOP bit will be programmed by the write to the control word. If this bit cleared when writing the control word the ST/STOP bit will not be altered. • INT :
Enable interrupts to uP on Transfer Count termination. • TC :
If set, DMA will terminate when the contents of the Transfer Count Register reaches zero. The ST/STOP bit will also be reset at this point if TC is set. If this bit is cleared, the DMA unit will decrement the Transfer Count register. | <ul style="list-style-type: none"> • SYN :
"00" - No synchronisation.
"01" - Source synchronisation.
"10" - Destination synchronisation.
"11" - Unused • Source
INC : Increment source pointer.
DEC : Decrement destination pointer.
M/IO: Source pointer is in M/IO (1/0) space. • Dest.
INC : Increment source pointer.
DEC : Decrement destination pointer.
M/IO: Source pointer is in M/IO (1/0) space. • P :
Channel priority - "0" = low priority, "1" high priority. • TDRQ :
Disable/Enable timer 2 requests. |
|--|---|

Figure 4.10.

After initialisation in the main part of the system software, where the DRAM_TEST_TX variable in RAM (00000H and then OFFFFH) is sent to each location in a particular DRAM memory block (DMA performs a memory to memory transfer), the DMA channel 0 control word is programmed with a value of 0B227H (see Appendix B-8, DRAM_BLOCK_TX routine). This value allows the channel to: neither increment nor decrement the source pointer for the RAM memory address, to increment the destination pointer for the DRAM memory address, and to perform word transfers until the transfer count register reaches 00H (transfer count register will be programmed with the size of the DRAM memory block). Interrupts from the channel or timer 2 are disabled and the channel is given

highest priority with no synchronisation.

Once 00000H or 0FFFFH has been written to each memory location within a DRAM memory block the DMA channel 0 is reprogrammed with a value of 09627H (see Appendix B-6, MAIN program) in order to perform single memory to memory transfers (DRAM to RAM). This is done to check the DRAM chip for errors by comparing the contents of the DRAM memory location read, to what was originally written to it. This value allows the channel to: increment the source pointer for the DRAM memory address, to neither increment nor decrement the destination pointer for the RAM memory address (DRAM-TEST-RX variable in RAM), and to perform word transfers until the transfer count register reaches 00H (transfer count register will be programmed with only one count). Interrupts from the channel or timer 2 are disabled and the channel is given highest priority with no synchronisation.

Where the DMA channel 0 is used for input/output to memory transfers (P.C. to DRAM) the control word is programmed in the same fashion except that the source address (P.C.) is neither to be incremented nor decremented, while the destination address (DRAM address) is to be incremented, and byte transfers are to be performed. The value programmed is 0A226H (see Appendix B-14, PC-ACCEPT routine).

DMA channel 1 is used for memory to input/output (DRAM to printer) transfers. The control word is also programmed in the same fashion as channel 0 except that the source address (DRAM address) is to be incremented, while the destination address

(printer address) is neither to be incremented nor decremented, and byte transfers are to be performed. The value programmed is 01606H (see Appendix B-32, TX_PRINTER routine).

4.5.2. Programming the Dest. and Source Pointer registers.

Each DMA channel has a 20-bit source and a 20-bit destination address pointer register. These registers hold the address to which data will be written to or read from and they can be either incremented or decremented after a transfer has taken place. They can also be programmed via the channel control word to either increment or decrement. Figure 4.11 provides the layout of the source and destination pointer registers.

DMA Source and Destination Pointer Registers



Figure 4.11.

Two 16-bit registers are needed to store the 20-bit source or destination pointer addresses. This therefore enables the DMA channels to have access to the full 1 mega-byte memory space of the 80186. The lower four bits of the higher address register specify the four high order bits of the 20-bit physical address while the lower address register specifies the last 16 bits. The source and destination pointer register offsets in the internal control block for both channels are laid out in table 4.7.

4.5.3. Programming the DMA Transfer Count registers.

The transfer count register specifies the number of transfers that the DMA channel must perform. The register is

decremented after every successful transfer. If the TC bit (figure 4.10.) in the channel control word is set the DMA channel will terminate all activity when the transfer count reaches zero. The register is a 16-bit register therefore allowing 64K (2^{16}) transfers to be made.

4.6. Programming the on Board Timers.

The 80186 has an integrated timer unit which provides three 16-bit timer/counters. Two of the timers have input/output pins, allowing counting of external events and for generation of waveforms, but these facilities are not used in the printer sharer's operation. They are used purely as timers and are initiated from software.

The timers are controlled by eleven 16-bit registers located in the internal control block. Table 4.8. provides the offset for each register in the internal control block. Timers 0 and 1 both have four registers to control them and timer 2 has three.

Timer Internal Control Block Format

Timer Register Name	Timer Register Offset		
	Timer 0	Timer 1	Timer 2
Mode/Control Word	056H	05EH	066H
Maximum Count B	054H	05CH	—
Maximum Count A	052H	05AH	062H
Count Register	050H	058H	060H

Table 4.8.

final maximum count value. If the timer is configured in dual MAX COUNT register mode, this will be set each time the value in MAX COUNT register A is reached, and each time the value in MAX COUNT register B is reached. This bit is set regardless of the timer's interrupt-enable bit. The MC bit gives the user the ability to monitor timer status through software instead of through interrupts. Programmer intervention is required to clear this bit.

- RIU:

The Register in Use bit indicates which MAX COUNT

register is currently being used for comparison to the timer count value. A zero value indicates register A. The RIU bit cannot be written, i.e., its value is not affected when the control register is written to. It is always cleared when the ALT bit is zero.

Not all model bits are provided for timer 2. Certain bits are hardwired as indicated below: ALT = 0, EXT = 0, P = 0, RTG = 0, RIU = 0

Figure 4.12.

Whenever timer 0 needs to be enabled, a value of 0E000H is written to its mode/control register. (Appendix B-10, TIMERO_ENABLE routine). This will allow timer 0 to use the 80186's internal clock for clocking, with no timer 2 as prescaler or external events on its input pin interfering with its operation. Timer 0 will use register A as its maximum count register and on reaching the maximum count the timer will halt and interrupt the 80186. Each time this value is written to the mode/control register timer 0 is enabled immediately.

Timer 2 acts as a prescaler to timer 1 in this application. The value of 0C001H is written to its mode/control register (Appendix B-11 TIMER1_ENABLE routine) which will enable the timer to run continuously until it has been disabled to do so. The 80186 clocking speed determines the rate at which timer 2 will run and whenever its maximum count is reached it will indicate this to timer 1. Timer 2 will then restart the counting at zero again and is programmed with its interrupt bit disabled.

A value of 0E008H is programmed into timer 1's mode/control register to enable it to interrupt the 80186 whenever it has

reached its maximum count. The maximum count register A is used as a comparison to the timer count value in order to halt the timer and cause the interrupt to the uP. Instead of using its external input pin or the uP clock to perform its operation, timer 1 makes use of timer 2 (prescaler) for clocking. Timer 2 must therefore be initialised in order for timer 1 to run.

4.6.2. Programming the Maximum Count Registers.

Each of the timers has a 16-bit count register. The current value of these registers can be read and written to by the uP at any time. If the register is written to while the timer is in operation, the new value will take effect immediately. The count register is 16 bits wide, allowing a total of 64K, 2^{16} , timer events to be counted by the timer.

In this design the timer 0 makes use of the 80186 clock to count on every fourth uP clock cycle. The 80186 runs at a speed of 8 MHz therefore allowing the timer to increment in count every 500 ns.

Timer 1 uses timer 2 to count and timer 2 in turn uses the 80186 clock (500 ns). The count registers for all three timers are programmed with the value of 0000H allowing the timers to commence counting from zero (Appendix B-11, `TIMER_ENABLE` routine) .

4.6.3. Programming the Maximum Count Registers.

Timers 0 and 1 both have two maximum count registers while timer 2 has one. These registers will contain the number of events that have to be counted before the timer will timeout.

After the timer has counted to the value in the maximum count register it will reset the contents of the count register back to zero so that counting can be restarted.

The maximum count register for Timer 0 in this application is programmed with a value of 2000 (Appendix B-10, `TIMERO_ENABLE` routine) which in effect will cause the timer to timeout in approximately 1 ms (2000×500 ns) from when it is enabled. On timing out the timer 0 interrupt routine will be invoked.

Whenever timer 1 is to be enabled, timer 2 must first be put into operation. A value of 00000H is programmed into timer 2's maximum count register (Appendix B-11, `TIMER1_ENABLE` routine). This will enable timer 2 to count to the full 64K, therefore providing a timeout of 32,768 ms (65536×500 ns). Once this value is reached by timer 2's count register, timer 1 will see this as an event and increment its count register. Timer 2's count register will be reset to zero and will recommence counting.

Once timer 1 has counted 01FH (31) events from timer 2, which was programmed into the maximum count register (Appendix B-11, `TIMER1_ENABLE` routine), the 80186 will be interrupted to perform the timer 1 interrupt routine. This allows a total timing of 1,0158s ($\text{timer 2} = 32,768 \text{ ms} - 31 \times 32,768 \text{ ms} = 1,0158 \text{ s}$).

4.7. Programming the on Board Interrupt Controller.

The 80186 integrated interrupt controller operates in two major modes of operation: non-`iRMX` and `iRMX` mode. Non-`iRMX`

mode is also known as master mode and the integrated interrupt controller acts as the master controller to any external controllers. In iRMX mode the internal interrupt controller is slave to a external controller. In this design the on board interrupt controller operates in the non-iRMX mode with two external interrupt controllers (INTEL 8259A).

There are three basic modes of operation in the non-iRMX mode:

- fully nested mode
- cascade mode
- special fully nested mode.

In fully nested mode the four interrupt controller input lines are used as direct inputs. Special fully nested mode allows more than one interrupt from an external interrupt controller to be channelled through to the 80186 interrupt controller on the same interrupt request line.

Cascade mode which is applicable to this project uses the four interrupt lines as dedicated interrupt request - interrupt acknowledge pairs. The INT1 and INT3/INTA1 pair is used in this case to service two external cascaded interrupt controllers (8259A)

Although the interrupt controller has various registers that can be used to control its operation, only three are used in the execution of the system software: the INT1 and timer control registers, and the In Service register. Table 4.9. provides a layout of the various registers and their offset in the internal control block. A discussion follows on the

registers pertaining to the development of this project.

Interrupt Controller Registers

Interrupt Controller Register Name	Register Offset
Timer 2 Control Register	03AH
Timer 1 Control Register	038H
DMA1 1 Control Register	036H
DMA 0 Control Register	034H
Timer 0 Control Register	032H
Interrupt Request Register	02EH
In-service Register	02CH
Priority Level Mask Register	02AH
Mask Register	028H
Specific EOI Register	022H
Interrupt Vector Register	020H

Table 4.9.

4.7.1. Programming the INT1 Control Register.

The INT1 control register is used to setup the INT1, INT3/INTA1 line pair in order to provide the necessary interface between the 80186 and the two external interrupt controllers. Figure 4.13. provides the bit layout of the register and the functions of each bit.

INT1 Control Register



- | | |
|--|---|
| <ul style="list-style-type: none"> • PRO-2 :
Priority programming information. Highest Priority = 000, Lowest Priority = 111 • LTM :
Level trigger mode bit. 1 = level triggered; 0 = edge-triggered. Interrupt input levels are active high. In level-triggered mode, an interrupt is generated whenever the external line is high. In edge-triggered mode, an interrupt will be generated only when this level is preceded by an | <ul style="list-style-type: none"> inactive-to-active transition on the line. In both cases, the level must remain active until the interrupt is acknowledged. • MSK :
Mask bit, 1 = mask; 0 = nonmask. • C :
cascade mode bit, 1 = cascade; 0 = direct • SFNM :
Special fully nested mode bit, 1 = SFNM |
|--|---|

Figure 4.13.

A value of 0030H is programmed into the INT1 control register

executed.

4.8.2. Main Program.

On reset the integrated chip select unit has to be initialised in order to address the full 16K ROM, 16K RAM, 1Meg DRAM and the fourteen peripherals situated in input/output space. Once this initialisation is completed the uP is able to transfer the interrupt vector table and the variables present in ROM memory to RAM memory. Initialisation of the P.C. and printer ports follow with all P.C. ports becoming fully enabled.

The full 1Meg DRAM buffer is tested by sending the values 0000H and then 0FFFFH to each memory location in DRAM and reading back to check if any faulty address exists. If any errors occur the NMI routine is invoked and visual indication is provided thereof ("DRAM ERROR" led). No return is made to the main program until the printer sharer is reset. If this problem persists the user will have to investigate the possibility of replacing the faulty DRAM chip.

If no errors are detected in the DRAM buffer the two external interrupt controllers are initialised to allow interrupt requests from the ten P.C. ports and the two printer ports through to the uP.

The possibility that one or none of the two printers are not connected or that a error condition exists (off line, paper out etc.) must not be ruled out and therefore a check is done to establish the status of these two ports. If only one printer is in the connected state all files received from the

P.C. ports are directed to this printer. If however no printer ports are active the printer sharer will refuse any requests for service from the P.C. ports and will only do so when a printer becomes connected without any error conditions present.

Port status for all P.C. and printer ports is checked every 0,1 ms by enabling the uP timer 0. The user will be able to determine which P.C. and printer ports are connected by looking at the "CONNECTED LED" for each port. Error conditions on the printer ports will be reflected by the "PRINTER ERROR" LED.

With the initialising and testing completed the 80186 will go into the halt state until a port requests servicing. A more detailed layout is presented in Appendix A-2.

4.8.3. Timer 0 Interrupt Routine.

Timer 0 is invoked for one of three reasons:

- Printer and P.C. port status is to be revised.
- Disable the P.C. port that was enabled to check if it was pending and re-enable the P.C. port that initiated the port pending check.
- Re-enable printer port that initiated the enabling of the P.C. ports.

When timer 0 is to revise the status of the printer and P.C. ports it will first check to see if at least one of the printer ports has a printer connected to it. If this is not the case all P.C. and printer ports will be disabled until

such time as one of the printers becomes available. If a printer is connected, the status of the P.C. ports are checked to see if one has become connected or unconnected. The ports are enabled or disabled accordingly and the "CONNECTED" LED provides an indication of their status. The "ERROR" LED for the printer port will flash if a printer is connected with an error condition (error, paper out, off line etc.).

After a P.C. port has been enabled to check whether it might be pending and there is no response from that port, the timer 0 routine will take effect. The P.C. port that initiated the port pending check will be re-enabled so that the rest of its transmission may be received. The port that was checked will in turn be disabled.

On entering the printer routines all P.C. ports must be re-enabled so that they may interrupt printing at a later stage and request a file to be accepted. When re-enabling the P.C port the printer port will remain disabled. Timer 0 on timing out (1 ms) will then re-enable the printer port knowing that the P.C. enabled does not need immediate attention and that printing may continue. Consult Appendix A-3 for a more detailed layout.

4.8.4. Timer 1 Interrupt Routine.

Timer 1 is used to detect whether a P.C. has finished transmitting a file or not. It has a timeout of 1,02 s from the time it has been enabled and is always enabled after a character has been transferred from a P.C. port to the DRAM buffer. If another character is to be received the timer will

be disabled by the P.C. interrupt routine but will be re-enabled on leaving the routine. If after 1,02s the timer times out it will be presumed that transmission of the file is complete and printing may now commence.

A form feed character is added at the end of a file so that the next file to be printed will not start on the last page of the previous file. The exact location of where a particular file is to be found in the DRAM buffer is stored in RAM. This will allow the printer sharer to know where the next file is, to commence in the DRAM buffer and from where the printer must start printing that particular file. The timer routine will make sure that a printer is connected and if this is not the case all P.C. and printer ports will be disabled until one becomes available. Visual indication (LEDs) is passed on to the user so that he will be aware of the present status of the printer sharer.

If one of the two printers connected is occupied with the printing of a file received previously, the next file will be directed to the inactive printer. The timer routine will be aware if both printers were printing files previous to servicing a P.C. port and if so will allow printing to continue as before. It will however place the recently received file in a queue of files to be printed out later in order of priority. Appendix A-4 provides a more detailed description.

4.8.5. P.C. Interrupt Routines.

When P.C. requires service the 80186 will enter the relevant

P.C. interrupt routine where all other P.C. ports will be disabled, including the requesting port. A test is done to ascertain whether the interrupt was perhaps not caused by noise or the powering off of the P.C.

If the interrupt is valid the P.C. header stored in ROM will be transferred to the DRAM buffer preceding the first character to be received. This will allow the user to identify his printout at a later stage.

Printers that are in the process of printing, on entering a P.C. interrupt routine, will be halted until such a stage that the entire file from the requesting P.C. port has been received. This will not have much effect on the printing process seeing as the printer would carry on printing until its buffer is empty.

Once 1K of a file is received from a port the interrupt routine will enable the other P.C. ports just in case any of them are pending. A single character is transferred from the pending port and stored in temporary storage (RAM), to be transferred to the DRAM buffer at a later stage. In doing so, the pending P.C. will not abort its request to print.

Whenever the printer sharer is servicing a P.C. port the "CONNECTED" LED for that port will flash indicating to the user that his file is being processed. On leaving the interrupt routine the requesting P.C. port is re-enabled for the next character to be received. Timer 1 is enabled for 1,02 s and if the timer is to timeout it will indicate the end of

file for the file being received. See Appendix A-5 for a more detailed description.

4.8.6. Printer Interrupt Routine.

On entering the printer interrupt routine the first and foremost thing that has to be done is to enable all P.C. ports that are pending for service. These ports will be enabled in the order of priority in which they are pending and printing will only continue after they have been serviced. If no P.C.s are pending all other P.C. ports must be enabled. This is done to allow future requests from the P.C. ports to be serviced while the printer is busy printing.

The printer routine will monitor the amount of files still to be printed. If the amount exceeds one and the other printer is inactive, it will be enabled to print the next file in the queue. The "CONNECTED LED" for the printer in operation will flash when printing.

On completion of a file the printer routine will check if any more files are waiting to be printed. If this is the case the next file in the queue will be chosen. Once all files have been printed all variables are reset to point to the bottom of the DRAM buffer where new files will be stored. The 80186 will then go back to a halt state awaiting the next P.C. to ask it for service. Consult Appendix A-6 for a more detailed layout.

4.8.7. Master and Slave IR7 Routine.

The IR7 interrupt routine is used purely as a "clean up" routine. If spurious noise glitches caused an interrupt, the interrupt controller will generate a IR7 interrupt. A return

instruction is executed, thus ignoring the interrupt. See Appendix A-7 for a more detailed description.

5. PROBLEMS ENCOUNTERED.

Of all the problems encountered the following are worth mentioning:

5.1. DRAM Controller.

The critical timing constraints imposed on addressing the DRAM array, led to the use of a DRAM controller (INTEL R8207-8). While testing the R8207-8's operation it was found that errors occurred at random whilst addressing the same location in the DRAM buffer. This led to the assumption that the DRAM chip was at fault but after careful investigation it was found that the problem lay with the DRAM controller, in such that the output impedance of its address and control lines were not matching that of the DRAM array.

This problem was solved by installing series resistors as close as possible to the R8207-8's address (500 ohms) and control signal (270 ohms) outputs.

5.2. Data Bus.

Due to the large amount of input/output peripherals that the 80186 has to service, the data bus, although initially buffered, will be overloaded if not buffered for a second time. The same applies to the control signal lines feeding the numerous P.C. and printer ports. A second stage of buffering was incorporated for the input/output area when it was established that overloading on the data bus was in fact taking place and causing the printer sharer to become unoperational.

5.3. GND Noise.

While trying to establish whether the printer sharer is capable of knowing at all times what it has connected to its ports it was discovered that in some instances the powering on and off of either one of the P.C.s or one of the printers caused the PPI (INTEL 8255A) associated to that port to reset and therefore cause a communication failure. In some instances even the 80186 went into reset mode. This occurrence is caused by spurious voltages in the A.C. supply which are induced into the secondary winding of the mains transformer and eventually into the +5V supply.

In order to overcome this problem surge suppression was used on the A.C. mains for every P.C. and printer connected to the printer sharer. A ground polygon plane was also introduced into the printed circuit board design to ensure a stable 0V to every chip.

5.4. Unwanted Interrupts.

On some occasions, whenever a P.C. or printer was switched on or off, noise spikes were transferred via the strobe line onto the PIC's (INTEL 8259A) interrupt request input, causing an invalid interrupt. To eradicate this problem provision was made during the software development stage to test the requesting peripheral's strobe line a number of times before accepting or transmitting a file. If an incorrect condition is detected the uP will be aware that the interrupt request is invalid and will abort the interrupt service routine.

5.5. Debugging the Source Code.

An EPROM simulator, in conjunction with L.E.D.s connected to the various P.P.I.s (INTEL 8255A), were used to debug the source code. This solved the problem of continuously erasing and burning the system software into various EPROMs.

6. CONCLUSION.

The printer sharer conforms to all the specifications mentioned in the objective at the beginning of this thesis.

The unit was tested with all ports connected at the Telkom Research and Development Centre, Cape Town and is due for installation by the Cape Technikon on their premises.

7. FUTURE ENHANCEMENTS.

The printer sharer discussed in this thesis is a prototype system and is open to future enhancements.

Some suggestion as to how to improve the current system follows:

7.1. Printer selection.

At present one of the drawbacks of this design is that the printer sharer will print files to the two printers (i.e. if two are connected) in the same order as they were received but at random to the printers (as they become available). This could become a problem if the operator would want to print to a specific printer.

To solve this problem a software resident program would have to be written and installed on each P.C. connected to the printer sharer. This resident program would have to send a "marker" to the printer sharer on the start of transmission indicating which printer is to print out the particular file. The printer sharer's system software would only have to be changed in the respect that the service routine would have to identify the marker and then allocate the received file to the chosen printer.

7.2. Serial Ports.

At present this unit is capable of servicing ten P.C.s and two printers via their parallel ports. This could result in a problem especially where a serial printer is the only printer available or where the P.C.'s parallel port is dedicated to

performing another function.

By adding the circuitry required to perform serial communication (UART, drivers etc.) the printer sharer will be able to accommodate both parallel and serial transmission. Another advantage to having a serial port is that a modem can then be connected to the unit, where printing can then be done from a remote location (home).

7.3. Size.

The amount of hardware required in this design resulted in the overall physical size of the unit to be quite large.

In order to attempt a significant reduction in physical size surface mounts should be used and routing the printed circuit board should be attempted with the smallest allowable track, pad and via size.

8. BIBLIOGRAPHY.

Intel Corporation. 1985

**iAPX 86/88, 186/188 User's
Manual, Hardware Reference.**

Intel Corporation. 1990

Microprocessors.

Intel Corporation. 1990

Memory Data Book.

Intel Corporation. 1990

Peripherals Data Book.

Intel Corporation. 1981

Peripheral Design Handbook.

National Semiconductor Corporation. 1984

Logic Data Book.

National Semiconductor Corporation. 1988

Data Communications Handbook.

United Microelectronics Corporation. 1986/7

**Microcomponents and Memory
Databook.**

Intel Corporation. 1986

**iAPX 86/88, 186/188 User's
Manual, Programmer's Reference.**

Peter Abel. 1987

**IBM P.C. Assembler Language and
Programming.**

9. LIST OF ABBREVIATIONS.

+5V and 0V	-Printer sharer operating voltages.
A - D	-74HCT165 decoder inputs.
A - H,I	-74HCT280 parallel inputs.
A.C.	-Alternating current.
A0 - A19	-Address lines.
<u>AACKA</u>	-Advanced acknowledge port A.
ACKNLG	-Acknowledge signal from printer or printer sharer.
AD0 - AD15	-Address/data bus.
AH0 -AH8	-Higher order address bits.
AL0 - AL8	-Lower order address bits.
ALE	-Address latch enable.
ARDY	-Asynchronous ready.
<u>BHE</u>	-Bus high enable.
BS0 - BS1	-Bank select.
BUSY	-Busy signal from printer or printer sharer.
<u>CAS0-3</u>	-Column address strobe.
<u>CE</u>	-Chip enable.
CLKOUT	-Output clock.
CPU	-Central processing unit.
<u>CS1</u>	-Chip select 1.
CS2	-Chip select 2.
D0 - D7	-Lower order data bits.
D8 - D15	-Higher order data bits.
DI	-Data input.
DQ1 - DQ4	-Data input/output pins.
<u>DEN</u>	-Data enable.

DMA	-Direct memory access.
DO	-Data output.
DRAM	-Dynamic random access memory.
DRQ0 and DRQ1	-Direct memory access input pins.
DT/R	-Data transmit/receive.
EPROM	-erasable programmable read only memory.
ERROR	-Error signal from printer.
G1	-Decoder gate input signal.
GND	-Ground (0V).
High Z	-High impedance.
I/O	-Input/output.
IS	-In service bits.
INIT	-Initialise signal to clear the -printers buffer.
INT0 - INT3	-Interrupt input pins.
INT2/ <u>INTA0</u>	-Interrupt acknowledge pair.
INT3/ <u>INTA1</u>	-Interrupt acknowledge pair.
INTA	-Interrupt Acknowledge.
IR	-Interrupt Request.
INTR	-Interrupt.
K	-1024 bytes.
L.E.D.	-Light emitting diode.
<u>LCS</u>	-Lower Memory Chip Select.
<u>MCS0-3</u>	-Mid-range Memory Chip Selects.
Meg	-1 million bytes.
mega-byte	-1 million bytes.
MHz	-1 million hertz.
ms	-Milli second.
MUX/PCLK	-Multiplexor Control/Programming

	Clock.
nF	-Nano farad.
NMI	-Non maskable interrupt.
\overline{Q}	-Latch output.
ns	-Nano second.
\overline{OE}	-Output enable.
P.C.	-Personal computer.
P.I.C.	-Programmable interrupt controller.
P.P.I.	-Programmable peripheral interface.
PA0-PA7	-Port A (8255A).
PAPER ERROR	-Paper out signal from printer.
PB0-PB7	-Port B (8255A).
PCSO-6	-Peripheral chip selects.
PCTLA	-Port control for port A.
\overline{PEA}	-Port enable for port A.
\overline{PGM}	-Program.
PSEN	-Port Select Enable pin.
PDI	-Program Data Input pin.
PSU	-Power supply unit.
RAM	-Random access memory.
$\overline{RAS0-3}$	-Row address strobe.
\overline{RD}	-Read.
\overline{RDA}	-Read for port A.
ROM	-Read only memory.
$\overline{S0}$, $\overline{S1}$ and $\overline{S2}$	-Status lines.
SH/LD	-Shift/Load.
INT	-Interrupt output.
SP/EN	-Slave Program/Enable Buffer.
SRAM	-Static random memory.
SRDY	-Synchronous ready.

STROBE	-Signal from P.C. to strobe in data to printer.
CAS0-2	-Cascade lines.
TI0, TI1, TO0, TO1	-Timer input/output lines.
UART	-Universal asynchronous receiver/transmitter.
$\overline{\text{UCS}}$	-Upper chip select.
uP	-Microprocessor.
VCC	-+5V.
$\overline{\text{WE}}$	-Write enable.
$\overline{\text{WR}}$	-Write enable.
$\overline{\text{WRA}}$	-Write for port A.
X1 and X2	-Crystal inputs.


APPENDIX A.

Flowcharts.


Index.

	<u>page</u>
1. Main Program.....	A2
2. Timer-0 Interrupt Routine.....	A3
3. Timer-1 Interrupt Routine.....	A4
4. P.C. Interrupt Routine.....	A5
5. Printer Interrupt Routine.....	A6
6. Reset Program.....	A7
7. NMI Interrupt Routine.....	A7
8. IR7 Interrupt Routine.....	A7


Main Program.



Timer-0 Interrupt Routine.




Timer-1 Interrupt Routine.




Reset Program.



NMI Interrupt routine.



IR7 Interrupt Routine



APPENDIX B.

Program Listings.

Index.

	<u>page</u>
1. Program Listing.....	B2-B33

```

.186
TITLE          PRINTER SHARER (EXE)
;
;-----
; MARK THE CLASSES
; These are the different segments that printer sharer's software
; consists of.
;-----
reset          segment para public 'RESET'
reset          ends
code          segment para public 'CODE'
code          ends
romdata       segment para public 'ROMDATA'
romdata       ends
ramdata       segment para public 'RAMDATA'
ramdata       ends
stack         segment para public 'STACK'
stack         ends
;-----
; INITIALISATION OF UMCS
; On reset the 80186 vectors to address 0FFFF0H where the first 16 bytes of
; code is used to initialise the upper memory chip selects. This must be done
; so that the the bottom of ROM may be addressed where the main part of the
; program commences.
;-----
UMCSReg       equ      0FFA0H          ;UMCS register address
UMCSInit      equ      0FC3CH          ;16K ROM - no wait states,no
;external ready,0FC000H - 0FFFFFH

reset         segment
assume       cs:reset
mov         dx,UMCSReg          ;Initailise the UMCS register
mov         ax,UMCSInit
out        dx,ax
jmp        far ptr startup      ;Start at bottom of ROM
reset         ends
;-----
; INITIALISE THE STACK SEGMENT
; The stack segment is arranged as 600 words with Top_of_stack being the
; start of the stack segment.
;-----
stack         segment
dw          600 dup(?)          ;Setup the stack segment
Top_of_stack label word
stack         ends
;-----
; DATA VARIABLES THAT INITIALLY RESIDE IN ROM
; The interrupt vector table and variables that are used for initialisation
; and for the overall performance of the software are originally stored in
; ROM. They are later transferred to RAM where the interrupt vector table
; will then start at 0000hH.
;-----
; Allocate interrupt vector table
;-----
romdata       segment
type_0        dd          ?          ;Not used
type_1        dd          ?
type_2        dd          NMI_PARITY ;DRAM parity error (80186)
type_8        dd          5 dup(?)
type_18       dd          TIMER_0    ;Checks F.C. and printer ports (80186)
type_32       dd          9 dup(?)
type_36       dd          TIMER_1    ;Detects end of file (80186)
type_40       dd          13 dup(?)
type_44       dd          PC0_8259   ;F.C. interrupt routines (8259A)
type_48       dd          PC1_8259
type_52       dd          PC2_8259
type_56       dd          PC3_8259
type_60       dd          PC4_8259
type_64       dd          PC5_8259
type_68       dd          PC6_8259
type_72       dd          MASTER_IR7 ;Noise on master interrupt pins (8259A)
type_76       dd          24 dup(?)
type_80       dd          PC7_8259
type_84       dd          PC8_8259
type_88       dd          PC9_8259
type_92       dd          PRINT0_8259 ;Printer interrupt routines (8259A)
type_96       dd          PRINT1_8259
type_100      dd          2 dup(?)
type_104      dd          SLAVE_IR7  ;Noise on slave interrupt pins (8259A)
;-----
; Allocate the CS register addresses in control block
;-----
LMCSReg       dw          0FFA2H      ;Chip select register addresses
MPCSReg       dw          0FFA8H
MMCSReg       dw          0FFA6H
PACSRReg      dw          0FFA4H
;-----
; Define the CS register initialization values
;-----
LMCSInit      dw          003FCH      ;16K RAM - no wait states,no external
;ready,0000H - 03FFFH
MPCSInit      dw          082B8H,084B8H,088B8H,090B8H,090B8H ;Mid range DRAM
;memory blocks
MMCSInit      dw          005FCH,009FCH,011FCH,021FCH,041FCH ;no wait states,
;external ready
;04000H - 0FBFFFH
PACSRInit     dw          0003CH      ;Input/output - selects from 00H to 3FFH
;no wait states,no external ready
;-----
; Allocate 8255A port addresses
;-----
A_8255        dw          0000H      ;Address for port A
CGNT_8255     dw          0006H      ;Address for control register
;

```



```

PC_IND_COUNT      db      10 dup(00H)                ;Counter to flash "CONNECTED" LED
PC0_ON_COUNTER    db      00H                       ;When receiving a file
PC1_ON_COUNTER    db      00H                       ;Counters to check whether P.C. interrupt
PC2_ON_COUNTER    db      00H                       ;routine was entered into because of
PC3_ON_COUNTER    db      00H                       ;switching off power to P.C.
PC4_ON_COUNTER    db      00H
PC5_ON_COUNTER    db      00H
PC6_ON_COUNTER    db      00H
PC7_ON_COUNTER    db      00H
PC8_ON_COUNTER    db      00H
PC9_ON_COUNTER    db      00H
;
PORTS_COUNT       db      00H                       ;Number of ports connected
INDICATOR db      12 dup(00H)                       ;Value written to P.C. ports to either
;switch on,switch off or flash LED's
ENDromdata
romdata          dw      ?
romdata          ends
;
;-----
;
;          ALLOCATE SPACE IN RAM
; ROM variables are transferred to this area in RAM. Temporary storage is
; also available for bytes received from P.C.'s that are requesting service
; but cannot be serviced immediately.
;-----
;
ramdata          segment
RAM              db      8192 dup(?)                ;Rom transferred to here
TEMP_STORE0     db      512 dup(?)                ;Temp storage for P.C.'s
TEMP_STORE1     db      512 dup(?)                ;waiting to be serviced
TEMP_STORE2     db      512 dup(?)
TEMP_STORE3     db      512 dup(?)
TEMP_STORE4     db      512 dup(?)
TEMP_STORE5     db      512 dup(?)
TEMP_STORE6     db      512 dup(?)
TEMP_STORE7     db      512 dup(?)
TEMP_STORE8     db      512 dup(?)
TEMP_STORE9     db      512 dup(?)
ramdata          ends
;
;-----
;
;          MAIN PART OF PROGRAM IN ROM
; All initialisation of the 80186's on board peripherals, the 8259A's and
; the 8255A's is done in the main part of the program. Variables from ROM
; are transferred to RAM. The DRAM buffer is tested and the status of the
; two printers (connected,error conditions etc.) is also checked.
;-----
;
code             segment
public          start
start           proc      far
assume cs:code,ds:romdata,ss:stack,es:ramdata
startup:
mov             ax,stack                ;Initialise the segment registers
mov             sp,ax
mov             sp,offset top_of_stack  ;Point SP to TOS
mov             ax,romdata
mov             ds,ax
mov             ax,ramdata
mov             es,ax
;
mov             dx,LMCSReg               ;Initialise the LMCS
mov             ax,LMCSInit
out
;
mov             dx,PACSReg               ;Initialise the PACS
mov             ax,PACSInit
out
;
mov             dx,MPCSReg               ;Initialise the MPCS
mov             ax,MPCSInit
out
;
mov             dx,MMCSReg               ;Initialise the MMCS
mov             ax,MMCSInit
out
;
call            TRANSFER1                ;Transfer variables from ROM to RAM
;
mov             ax,ramdata                ;Set DS to 0000H (RAM)
mov             ds,ax
call            PC_8255                  ;Initialise the P.C. ports
;
call            PRINT_8255                ;Initialise the printer ports
;
call            INIT_80186                ;Initialise the 80186 on board interrupt
;controller and timer
a10:
mov             bx,DRAM_BLOCK
call            DRAM_BLOCK_TX            ;Setup DMA0 to address DRAM buffer and then
mov             cx,[DRAM_COUNT+bx]      ;send 0000H to each address in DRAM block
call            DRAM_BLOCK_RX            ;Retrieve what was written to
;reach DRAM memory address
a20:
mov             dx,DMA0_COUNT_reg
mov             ax,01H
out             dx,ax
;
mov             dx,DMA0_CONTR_reg
mov             ax,09627H
out             dx,ax
;
mov             ax,DRAM_TEST_RX
cmp             ax,DRAM_TEST_TX          ;Correct value at each memory location ?
jne            a30                        ;Yes - Test next location
loop           a20
mov             ax,DRAM_TEST_TX
cmp             ax,0FFFFH                ;Has 0FFFFH been sent to this DRAM block ?
je             a40
mov             dx,DRAM_TEST_TX,0FFFFH  ;No - Then test with 0FFFFH
jmp            a10
a30:
int             2                        ;No - Invoke NMI (DRAM parity error)
a40:
add             DRAM_BLOCK,02H           ;Yes - Test next block of DRAM
mov             ax,DRAM_BLOCK
cmp             ax,014H                   ;Entire DRAM buffer tested with 0000H
je             end_of_buffer             ;and 0FFFFH
mov             dx,DRAM_TEST_TX,00H      ;NO - Test next block of DRAM
call            DRAM_BLOCK_CS            ;Setup chip selects for next
;block
jmp            a10

```



```

end_of_buffer:
    mov     DRAM_BLOCK,00H
    call   DRAM_BLOCK_CS           ;Yes - Set chip selects to bottom of DRAM
    ;
    call   MASTER_8259            ;Initialize the 8259A's
    call   SLAVR_8259
    ;
    mov     PC_END_UP,00H
    mov     PC_END_LOW,04000H
    ;
    call   CHECK_PRINTERS         ;Check status of the two printer ports
    ;
    cmp     ERROR_PRINT0,00H      ;Printer 0 connected without error ?
    je     there_is_printer
    cmp     ERROR_PRINT1,00H      ;Printer 1 connected without error ?
    je     there_is_printer
    mov     PRINT_ERR_CALL,01H    ;No printers connected or error condition
    call   DIS_ALL_PORTS         ;Disable all P.C. ports

there_is_printer:
    mov     PRINT_ERR_CALL,00H
    mov     MASK_OFF_FCS,01H      ;Enable timer 0 to check up on
    call   TIMER0_ENABLE         ;P.C. and printer port status
    sti                                         ;Allow interrupts

all0:
    hlt
    jmp     all0                  ;Halt uP till interrupt occurs

start
    endp

```

```

.....
;
;-----
;
; INITIALISE THE 10 P.C. PORTS
; The 10 P.C. ports are initialised in this routine. In order for a P.C. to
; transmit over its parallel port the correct conditions must exist on its
; interface (BUSY = '0', PE = '0' and ERROR = '1'). Port A of the 8255A is
; configured for mode 1 input mode in order to provide the other necessary
; interface signals (STROBE and ACK).
;-----
;

```

```

PC_8255
    proc     near
    mov     dx,06H                ;Initialise 1st seven P.C. ports
    mov     cx,06H
;
bb:
    mov     al,0B8H               ;Port A: mode 1 input
    out     dx,al                ;Port B: mode 0 output
    ;Port C upper: input
    ;Port C lower: output
    mov     al,00H               ;BUSY = '0'
    out     dx,al
    mov     al,02H               ;PE = '0'
    out     dx,al
    mov     al,05H               ;ERROR = '1'
    out     dx,al
    add     dx,0010H
    loop   bb
;
    add     dx,0100H             ;Initialise last 3 P.C. ports
    mov     cx,04H
;
bbb:
    mov     al,0B8H               ;Port A: mode 1 input
    out     dx,al                ;Port B: mode 0 output
    ;Port C upper: input
    ;Port C lower: output
    mov     al,00H               ;BUSY = '0'
    out     dx,al
    mov     al,02H               ;PE = '0'
    out     dx,al
    mov     al,05H               ;ERROR = '1'
    out     dx,al
    add     dx,0010H
    loop   bbb
    ;All 10 P.C. ports initialised ?
    ret
PC_8255
    endp

```

```

;-----
;
; INITIALISE THE 2 PRINTER PORTS
; This routine initialises the 2 printer ports. Port A of the 8255A is
; configured for mode 1 output operation (provides ACK and accepts STROBE
; from printer). The INIT line to the printer is made high in order to
; initialise and clear the printers buffer.
;-----
;

```

```

PRINT_8255
    proc     near
    mov     cx,0002H              ;Initialise the 2 printer ports
    mov     dx,01A6H
;
oo:
    mov     al,0A1H               ;Port A: output
    out     dx,al                ;Port B: output
    ;Port C upper: output
    ;Port C lower: input
    mov     al,0BH               ;INIT = '1'
    out     dx,al
    mov     al,0CH               ;INTE = '0'
    out     dx,al
    add     dx,0010H
    loop   oo
    ;Both printer ports initialised ?
    ret
PRINT_8255
    endp

```

```

;-----
;
; INITIALISE THE 80186 INTERRUPT AND TIMER REGISTERS
; External interrupts from the cascaded 8259A's are unmasked as well as the
; 3 80186 on board timers.
;-----
;

```

```

INIT_80186
    proc     near
    mov     dx,INT1_reg           ;Highest priority,not masked,level
    mov     ax,INT1_init         ;trig,cascade
    out     dx,ax
;
    mov     dx,TIMER_reg         ;lowest priority,not masked
    mov     ax,TIMER_INIT
    out     dx,ax
;
    ret
INIT_80186
    endp

```

```

;-----
;
; INITIALISE THE 8259A MASTER INTERRUPT CONTROLLER
;-----
;

```

```

; The cascaded master 8259A interrupt controller is configured to provide
; the necessary interrupt signals to the 80186 whenever a P.C. or printer
; port requires service.

```

```

MASTER_8259 proc near
mov dx,MASTER_0 ;Level trig,cascade mode,ICW4 needed
mov al,ICW1_MASTER
out dx,al

mov dx,MASTER_1 ;Master interrupts to start at 20H
mov al,ICW2_MASTER
out dx,al

mov al,ICW3_MASTER ;Master has slave on IR7
out dx,al

mov al,ICW4_MASTER ;Not SFNM,non buffered,normal EOI,80186
out dx,al

mov al,OCW1_MASTER ;Mask register
out dx,al

mov dx,MASTER_0 ;Normal mask,no poll,read IR
mov al,OCW3
out dx,al
ret
MASTER_8259 endp

```

```

-----
INITIALISE THE 8259A SLAVE INTERRUPT CONTROLLER
The cascaded slave 8259A interrupt controller is configured to provide
the necessary interrupt signals to the 80186 whenever a P.C. or printer
port requires service.
-----

```

```

SLAVE_8259 proc near
mov dx,SLAVE_0 ;Level trig,cascade mode,ICW4 needed
mov al,ICW1_SLAVE
out dx,al

mov dx,SLAVE_1 ;Slave interrupts to start at 40H
mov al,ICW2_SLAVE
out dx,al

mov al,ICW3_SLAVE ;Slave ID is 07H
out dx,al

mov al,ICW4_SLAVE ;Not SFNM,non buffered,normal EOI,80186
out dx,al

mov al,OCW1_SLAVE ;Mask register
out dx,al

mov dx,SLAVE_0 ;Normal mask,no poll,read IR
mov al,OCW3
out dx,al
ret
SLAVE_8259 endp

```

```

-----
TRANSFER VARIABLES FROM ROM TO RAM
Rom variables as well as the interrupt vector table are transferred
to RAM.
-----

```

```

TRANSFER1 proc near
cld
lea si,type_0 ;Start of ROM
lea di,RAM ;Start of RAM
lea cx,ENDromdata ;End of ROM
rep movsb
ret
TRANSFER1 endp

```

```

-----
SEND TO TEST DRAM BUFFER
0000H and then 0FFFFH is sent to every memory location in each DRAM block
where it will be read back later in order to establish whether there is a
faulty DRAM chip in the DRAM array buffer.
-----

```

```

DRAM_BLOCK_TX proc near
mov dx,DMA0_S_LOW_reg ;Source address in RAM
lea ax,DRAM_TEST_TX
out dx,ax

mov dx,DMA0_S_UP_reg
mov ax,00H
out dx,ax

mov dx,DMA0_D_LOW_reg ;Destination address in DRAM
mov ax,[DRAM_START_LOW+bx]
out dx,ax

mov dx,DMA0_D_UP_reg
mov ax,[DRAM_START_UP+bx]
out dx,ax

mov dx,DMA0_COUNT_reg ;Amount of locations in DRAM
mov ax,[DRAM_COUNT+bx] ;block
out dx,ax

mov dx,DMA0_CONTR_reg ;Do word transfer (0000H or
mov ax,0B227H ;0FFFFH)
out dx,ax
ret
DRAM_BLOCK_TX endp

```

```

-----
READ BACK TO TEST DRAM BUFFER
Each memory location is read back after 0000H has been written to it as
well as 0FFFFH. If the value read back is not the same as what was
written to it the NMI interrupt will indicate a error in the DRAM array
-----

```

```

DRAM_BLOCK_RX proc near

```

```

mov     dx,DMA0_S_LOW_reg   ;Source address in DRAM
mov     ax,{DRAM_START_LOW+bx}
out     dx,ax

:

mov     dx,DMA0_S_UP_reg
mov     ax,{DRAM_START_UP+bx}
out     dx,ax

:

mov     dx,DMA0_D_LOW_reg   ;Destination address in RAM
lea     ax,DRAM_TEST_RX
out     dx,ax

:

mov     dx,DMA0_D_UP_reg
mov     ax,00H
out     dx,ax

:

ret
DRAM_BLOCK_RX endp

```

```

-----
|          SETUP MID RANGE CHIP SELECTS FOR DRAM BUFFER          |
| The mid range chip selects are setup to address all memory locations |
| within a particular DRAM block.                                     |
|-----|

```

```

DRAM_BLOCK_CS proc near
mov     bx,DRAM_BLOCK      ;Setup chip selects for DRAM
;block to be used

mov     dx,MMCSReg         ;Setup the MMCS register
mov     ax,{MMCSInit+bx}
out     dx,ax

:

mov     dx,MPCSReg        ;Setup the MPCS register
mov     ax,{MPCSInit+bx}
out     dx,ax

ret
DRAM_BLOCK_CS endp

```

```

-----
|          DISABLE ALL 10 P.C. PORTS                              |
| All 10 P.C. ports are disabled whenever there is a parity error in |
| the DRAM buffer(NMI),or when no printer is connected,or whenever the |
| interrupt routine for a P.C. to be serviced is entered into. The BUSY |
| line is taken high so that the P.C. will not be able to transmit and |
| the 8255A's INTE flag is taken low so as to not allow any interrupts |
| through.                                                         |
|-----|

```

```

DIS_ALL_PORTS proc near
mov     cx,06H             ;1st 7 P.C. ports
mov     dx,06H

next_port_l:
mov     al,01H            ;BUSY = '1'
out     dx,al
mov     al,08H            ;INTE = '0'
out     dx,al
add     dx,010H
loop   next_port_l

:

mov     cx,04H            ;Last 3 P.C. ports
mov     dx,0166H

next_port_u:
mov     al,01H            ;BUSY = '1'
out     dx,al
mov     al,08H            ;INTE = '0'
out     dx,al
add     dx,010H
loop   next_port_u
cmp     PRINT_ERR_CALL,01H ;Are P.C. ports disabled due to
jne     not_print_error   ;printers
mov     PRINT_ERR_DIS,01H ;Yes - Indicate
ret

not_print_error:
mov     PRINT_ERR_DIS,00H
ret
DIS_ALL_PORTS endp

```

```

-----
|          RE-ENABLE ALL 10 P.C. PORTS                            |
| All 10 P.C. ports are re-enabled whenever one printer becomes     |
| connected when no printers were connected before. BUSY is taken high |
| to allow P.C.'s to transmit whilst the 8255A's INTE flag remains low. |
| INTE will become active only during timer 0's port checking routine. |
|-----|

```

```

RENABLE_PORTS proc near
mov     cx,06H             ;No - Disable other PC's
mov     dx,06H

next_port_lr:
mov     al,00H            ;BUSY = '1'
out     dx,al
mov     al,09H            ;INTE = '0'
out     dx,al
add     dx,010H
loop   next_port_lr

:

mov     cx,04H            ;Last 3 P.C. ports
mov     dx,0166H

next_port_ur:
mov     al,00H            ;BUSY = '1'
out     dx,al
mov     al,09H            ;INTE = '0'
out     dx,al
add     dx,010H
loop   next_port_ur
mov     PRINT_ERR_DIS,00H
ret
RENABLE_PORTS endp

```

```

-----
|          CHECK P.C. PORT STATUS                                  |
| The P.C. port that is being serviced will check 1 of the other 9 P.C. |
| ports consecutively after every 1K bytes of a file that it has      |
| received. This port will be enabled and must respond within 1ms    |
| (timer 0)otherwise it will not be considered as a port that is     |
| pending.                                                           |
|-----|

```

```

PORTS_CHECKER    proc    near
mov             PORT_CHECK,01H           ;Indicate a port check
mov             PORT_COUNT,00H
next_prt:
cmp             A_8255,01A0H           ;Port to be checked a valid P.C. port ?
jae            not_pc_ports
mov             dx,A_8255
cmp             dx,PORT                 ;Port that is being serviced ?
je             not_pc_ports
mov             port_in_use
jmp             check_port
not_pc_ports:
mov             A_8255,00H             ;Yes - Start with 1st port
jmp             next_prt
check_port:
inc             PORTS_COUNT
cmp             PORTS_COUNT,0FH         ;More than 1 port connected ?
je             only_1_port
mov             bx,A_8255
shr             bx,0FH
and             bx,0FH
cmp             [WAS_PC_ON_OFF+bx],01H  ;Yes - P.C. connected to this
jne            port_in_use              ;port ?
cmp             bx,07H                 ;Unmask the port
jae            slave_pc
mov             dx,MASTER_1
mov             al,[AND_TO_UNMASK+bx]
out             dx,al
jmp             master_pc
slave_pc:
mov             dx,MASTER_1            ;Enable P.C. port
mov             al,07FH
out             dx,al
mov             dx,SLAVE_1
mov             al,[AND_TO_UNMASK+bx]
out             dx,al
master_pc:
mov             dx,A_8255
add             dx,06H
mov             al,09H                 ;INTE = '1'
out             dx,al
mov             al,00H                 ;BUSY = '0'
out             dx,al
only_1_port:
mov             PORTS_COUNT,00H        ;No - Enable timer 0 (timeout
mov             ENABLE_TIMER,00H      ;means port is not pending)
mov             MASK_OFF_PCS,00H
call            TIMER0_ENABLE
port_in_use:
add             A_8255,010H            ;Yes - Try next port
cmp             A_8255,060H
je             upper_ports
jmp             next_prt
upper_ports:
add             A_8255,0100H
jmp             next_prt
PORTS_CHECKER  endp
;.....
;
;
;-----
; The P.C. port that initiated the port check to establish whether a
; particular P.C. is requiring service will be restored so that the
; rest of its file may be received.
;-----
;
;
RESTORE_CALL_PC proc    near
mov             bx,PORT                 ;Port that initiated the port
shr             bx,04H                 ;check
and             bx,0FH
cmp             bx,07H                 ;Port on master 8259A ?
jae            slave_port0
mov             dx,MASTER_1            ;No - Unmask master interrupt
mov             al,[AND_TO_UNMASK+bx]
out             dx,al
jmp             master_port0
slave_port0:
mov             dx,MASTER_1            ;Yes - Unmask slave interrupt
mov             al,07FH
out             dx,al
mov             dx,SLAVE_1
mov             al,[AND_TO_UNMASK+bx]
out             dx,al
master_port0:
mov             dx,PORT
add             dx,06H
mov             al,09H                 ;INTE = '1'
out             dx,al
mov             al,00H                 ;BUSY = '0'
out             dx,al
ret
RESTORE_CALL_PC endp
;.....
;
;
;-----
; ENABLE 80186 TIMER 0
; The 80186 on board timer 0 is activated to run for 1ms.
;-----
;
;
TIMER0_ENABLE  proc    near
mov             dx,TIMER0_CNT_reg      ;Interrupt on reaching 00H
mov             ax,00H
out             dx,ax
;
;
mov             dx,TIMER0_MAX_reg      ;1ms timeout (2000 x 500ns)
mov             ax,2000
out             dx,ax
;
;
mov             dx,TIMER0_CTL_reg      ;Start timer 0
mov             ax,0E000H
out             dx,ax
ret
TIMER0_ENABLE  endp
;.....
;
;
;-----
; DISABLE 80186 TIMER 0
; The 80186 on board timer 0 is disabled and will therefore not timeout.
;-----
;
;

```

```

TIMER0_DISABLE    proc    near
                  mov     dx,TIMER0_CTL_reg ;Disable timer 0
                  mov     ax,04000H
                  out     dx,ax
                  ret
TIMER0_DISABLE    endp
;.....
;
;-----
; Timer 2 is activated and acts as a prescaler to timer 1. This will
; provide an effective timeout of 1,02 seconds to test whether a P.C.
; has sent its entire file.
;-----
TIMER1_ENABLE     proc    near
                  dx,TIMER2_CNT_reg ;Interrupt timer 1 on reaching
                  mov     ax,00H ;00H
                  out     dx,ax
;
                  mov     dx,TIMER2_MAX_reg ;Timer 2 to start at 0FFFFH
                  mov     ax,00H ;65535 x 500ns = 33ms
                  out     dx,ax
;
                  mov     dx,TIMER2_CTL_reg ;Timer 2 is prescaler to timer 1
                  mov     ax,0C001H
                  out     dx,ax
;
                  mov     dx,TIMER1_CNT_reg ;Interrupt 80186 on 00H
                  mov     ax,00H
                  out     dx,ax
;
                  mov     dx,TIMER1_MAX_reg ;Start at 01FH
                  mov     ax,01FH ;31 x 33ms = 1,02s (used for
                  out     dx,ax ;EOF)
;
                  mov     dx,TIMER1_CTL_reg ;Start timer 1
                  mov     ax,0E008H
                  out     dx,ax
                  ret
TIMER1_ENABLE     endp
;.....
;-----
; DISABLE 80186 TIMER 1
; Both timer 2 (prescaler to timer 1) and timer 1 are disabled.
;-----
TIMER1_DISABLE    proc    near
                  dx,TIMER1_CTL_reg ;Disable timer 1
                  mov     ax,04008H
                  out     dx,ax
;
                  mov     dx,TIMER2_CTL_reg ;Disable timer 2
                  mov     ax,04001H
                  out     dx,ax
                  ret
TIMER1_DISABLE    endp
;.....
;-----
; CHECK P.C. IS DEFINITELY ON
; The strobe line from each P.C. is tested for a "1" 280 times in order to
; make sure that it is definitely on. This has to be done because when power
; is switched on or off on the P.C. the strobe line needs some time before
; it will settle. If a P.C. is definitely on and connected the "CONNECTED"
; LED will be made to burn permanently and the P.C. port will be enabled to
; allow files to be accepted.
;-----
PC_ON             proc    near
                  dx,WHAT_PORT_MASK ;Switch "CONNECTED LED" on
                  mov     dx,02H
                  or      [INDICATOR+bx],01H
                  mov     al,[INDICATOR+bx]
                  out     dx,al
                  cmp     [MASK_LOOP+bx],0F0H ;P.C. definitely on (STROBE =
                  jae     definite_high ;'1') ?
                  inc     [MASK_LOOP+bx] ;Not sure - test 0F0H times
next_port_loop:
                  add     WHAT_PORT_MASK,010H ;Prepare to test next P.C. port
                  cmp     WHAT_PORT_MASK,060H
                  jne     lower_ports10
lower_ports10:
                  add     WHAT_PORT_MASK,0100H
;
still_pc_port:
                  cmp     WHAT_PORT_MASK,01A0H
                  jb      still_pc_port
                  mov     WHAT_PORT_MASK,00H
;
                  mov     MASK_OFF_PCS,01H ;Enable timer 0 to check 2 printers
                  call    TIMER0_ENABLE ;again and next P.C. port
;
                  mov     dx,IS_reg ;Reset 80186 timer 0 IS bit
                  mov     ax,IS_init
                  out     dx,ax
;
definite_high:
                  mov     [MASK_LOOP+bx],00H
                  cmp     PRINT_ERR_DIS,01H ;Yes - Any printers connected ?
                  je      next_port_loop ;No - Prepare to test next P.C. port
                  cmp     [WAS_PC_ON_OFF+bx],01H ;Yes - Was this P.C. connected before ?
                  je      pc_was_on
                  mov     dx,WHAT_PORT_MASK ;No - Initialise P.C. port
                  add     dx,06H
                  mov     al,0B5H ;Port A: mode 1 input,Port B: mode 0 output
                  out     dx,al ;Port C upper: input,Port C lower: output
;Enable P.C. port
;PE = '0'
                  mov     al,02H
                  out     dx,al
                  mov     al,05H ;ERROR = '1'
                  out     dx,al
                  mov     al,01H ;BUSY = '0'
                  out     dx,al
                  mov     al,08H ;INTE A = '1'
                  out     dx,al
                  mov     [WAS_PC_ON_OFF+bx],01H
                  jmp     next_port_loop ;Prepare to test next P.C. port
pc_was_on:
                  mov     dx,WHAT_PORT_MASK ;Yes - Enable P.C. port
                  add     dx,06H
                  mov     al,00H ;BUSY = '0'

```

```

        out      dx,al
        mov     al,09H
        out      dx,al
        ;INTE = '1'

        cmp     bx,07H
        jae     slave_int
        mov     slave_int
        mov     cl,[AND TO UNMASK+bx]
        and     MASTER_MASK,c1
        mov     dx,MASTER_1
        mov     al,MASTER_MASK
        out     dx,al
        mov     [WAS_PC_ON_OFF+bx],01H
        jmp     next_port_loop
slave_int:
        and     MASTER_MASK,07FH
        mov     dx,MASTER_1
        mov     al,MASTER_MASK
        out     dx,al
        mov     cl,[AND TO UNMASK+bx]
        and     SLAVE_MASK,c1
        mov     dx,SLAVE_1
        mov     al,SLAVE_MASK
        out     dx,al
        mov     [WAS_PC_ON_OFF+bx],01H
        jmp     next_port_loop
        ;Prepare to test next P.C. port

PC_ON
;*****
;
;
;-----
;          DISABLE P.C. IF NOT CONNECTED
; If the P.C. is switched off or is not physically connected to the printer
; sharer the P.C. port will be disabled and the "CONNECTED LED" will be
; switched off.
;-----
PC_OFF
        proc    near
        sub     dx,02H
        and     [INDICATOR+bx],0FEH
        mov     al,[INDICATOR+bx]
        out     dx,al
        add     dx,02H
        cmp     bx,07H
        jae     slave_intr
        mov     cl,[OR TO MASK+bx]
        or     MASTER_MASK,c1
        ;Disable P.C. port interrupt

        mov     dx,MASTER_1
        mov     al,MASTER_MASK
        out     dx,al
        jmp     done
slave_intr:
        mov     cl,[OR TO MASK+bx]
        or     SLAVE_MASK,c1
        mov     dx,SLAVE_1
        mov     al,SLAVE_MASK
        out     dx,al
        cmp     SLAVE_MASK,0FFH
        jne     there_is_intr
        or     MASTER_MASK,080H
        mov     dx,MASTER_1
        mov     al,MASTER_MASK
        out     dx,al
        jmp     done
there_is_intr:
        and     MASTER_MASK,07FH
        mov     dx,MASTER_1
        mov     al,MASTER_MASK
        out     dx,al
done:
        mov     dx,WHAT_PORT_MASK
        add     dx,06H
        mov     al,01H
        out     dx,al
        mov     al,08H
        out     dx,al
        mov     [WAS_PC_ON_OFF+bx],00H
        ;BUSY = '1'
        ;INTE = '0'

        mov     [MASK_LOOP+bx],00H
        add     WHAT_PORT_MASK,010H
        cmp     WHAT_PORT_MASK,060H
        jne     lower_ports100
        add     WHAT_PORT_MASK,0100H
lower_ports100:
        cmp     WHAT_PORT_MASK,01A0H
        jb     still_pc_ports
        mov     WHAT_PORT_MASK,00H
still_pc_ports:
        mov     MASK_OFF_PCS,01H
        call    TIMER0_ENABLE
        mov     dx,IS_reg
        mov     ax,IS_init
        out     dx,ax
        ret
PC_OFF
;*****
;
;
;-----
;          CHECK IF PRINTERS ARE PRINTING
; On timer 0 timing out and then checking printer and P.C. port status
; it must be taken into consideration whether any of the 2 printers
; were printing. If they were the printer port must be re-enabled to
; continue with its printing.
;-----
PRINTERS_BUSY?
        proc    near
        cmp     PRINT0_OCCUPIED,00H
        je     printer0_not_on
        and     MASTER_MASK,07FH
        mov     dx,MASTER_1
        mov     al,MASTER_MASK
        out     dx,al
        ;Printer 0 printing ?
        ;Enable printer 0
        ;interrupt

        and     SLAVE_MASK,07FH
        mov     dx,SLAVE_1
        mov     al,SLAVE_MASK
        out     dx,al
        ;interrupt

        mov     dx,01A6H
        mov     al,0DH
        out     dx,al
        ;INTE = '1'
printer0_not_on:

```

```

        cmp     PRINT1_OCCUPIED,00H ;No - Printer 1 printing ?
        je      printer1_not_on
        and     MASTER_MASK,07FH   ;Yes - Enable printer 1
        mov     dx,MASTER_1       ;interrupt
        mov     al,MASTER_MASK
        out     dx,al
;
        and     SLAVE_MASK,0EFH
        mov     dx,SLAVE_1
        mov     al,SLAVE_MASK
        out     dx,al
;
        mov     dx,01B6H           ;INTE = '1'
        mov     al,0DH
        out     dx,al
printer1_not_on:
        ret
PRINTERS_BUSY?
endp
;
;
;-----
;
;          CHECK WHICH PRINTERS ARE CONNECTED
;
; This routine looks at each of the 2 printer's SLCT lines in order to
; establish whether the printer is connected or not. The "CONNECTED"
; LED will burn permanently if a printer is connected. The ERROR and
; PE lines are also looked at to make sure that an error condition
; (off-line,paper out etc.) does not exist on the printer ports. The
; "ERROR" LED will flash if an error condition exists.
;
;
CHECK_PRINTERS proc      near
        mov     dx,01A4H           ;Is printer 0 connected
        in      al,dx              ;(SLCT = '1') ?
        mov     cl,al
        test    al,04H
        jz     no_printer0
        cmp     PRINT0_OCCUPIED,01H ;Yes - Printer 0 printing ?
        je     flash_led0
        or     PRINT0_IND,01H      ;No - Switch "CONNECTED" LED on
        mov     dx,01A2H           ;(indicates printer 0 connected)
        mov     al,PRINT0_IND
        out     dx,al
        jmp     led_set0
flash_led0:
        cmp     PRINT0_COUNT,0FFH   ;Yes - Flash "CONNECTED" LED
        jne    led_stays0
        xor     PRINT0_IND,01H
        mov     dx,01A2H
        mov     al,PRINT0_IND
        out     dx,al
        mov     PRINT0_COUNT,00H
led_stays0:
        inc     PRINT0_COUNT
led_set0:
        mov     al,cl               ;Any error on printer 0 ?
        test    al,03H             ;(PE,ERROR)
        jz     no_printer0_error
        mov     ERROR_PRINT0,01H   ;Yes - Indicate error and
        cmp     ERROR_COUNT0,0FFH ;flash "ERROR" LED
        jne    error_led_stays0
        xor     PRINT0_IND,02H
        mov     dx,01A2H
        mov     al,PRINT0_IND
        out     dx,al
        mov     ERROR_COUNT0,00H
        jmp     ready0
error_led_stays0:
        inc     ERROR_COUNT0
        mov     MASTER_PRINT,00H   ;Indicate printer 0 is not the
        jmp     ready0             ;master printer
no_printer0:
        mov     ERROR_PRINT0,01H   ;Indicate printer 0 is not the
        mov     MASTER_PRINT,00H   ;master printer and switch off
        and     PRINT0_IND,0FEH    ;"CONNECTED" LED
        mov     dx,01A2H
        mov     al,PRINT0_IND
        out     dx,al
        jmp     ready0
no_printer0_error:
        and     PRINT0_IND,0FDH    ;Switch off "ERROR" LED
        mov     dx,01A2H
        mov     al,PRINT0_IND
        out     dx,al
        mov     ERROR_PRINT0,00H
        mov     ERROR_COUNT0,00H
        mov     MASTER_PRINT,01H   ;Printer 0 is the master printer
ready0:
        mov     dx,01B4H           ;Is printer 1 connected
        in      al,dx              ;(SLCT = '1') ?
        mov     cl,al
        test    al,04H
        jz     no_printer1
        cmp     PRINT1_OCCUPIED,01H ;Yes - Printer 1 printing ?
        je     flash_led1
        or     PRINT1_IND,01H      ;No - Switch "CONNECTED" LED on
        mov     dx,01B2H           ;(indicates printer 1 connected)
        mov     al,PRINT1_IND
        out     dx,al
        jmp     led_set1
flash_led1:
        cmp     PRINT1_COUNT,0FFH   ;Yes - Flash "CONNECTED" LED
        jne    led_stays1
        xor     PRINT1_IND,01H
        mov     dx,01B2H
        mov     al,PRINT1_IND
        out     dx,al
        mov     PRINT1_COUNT,00H
led_stays1:
        inc     PRINT1_COUNT
led_set1:
        mov     al,cl               ;Any error on printer 1 ?
        test    al,03H             ;(PE,ERROR)
        jz     no_printer1_error
        mov     ERROR_PRINT1,01H   ;Yes - Indicate error and
        cmp     ERROR_COUNT1,0FFH ;flash "ERROR" LED
        jne    error_led_stays1
        xor     PRINT1_IND,02H
        mov     dx,01B2H
        mov     al,PRINT1_IND
        out     dx,al
        mov     ERROR_COUNT1,00H

```

```

error_led_stays1: jmp ready1
inc ERROR_COUNT1
jmp ready1
no_printer1:
mov ERROR_PRINT1_01H ;No - Indicate printer 0 is not
and PRINT1_IND,0FEH ;connected and switch off
mov dx,01B2H ;"CONNECTED" LED
mov al,PRINT1_IND
out dx,al
jmp ready1
no_print1_error:
mov ERROR_PRINT1_00H ;No - Indicate printer 1 is
mov ERROR_COUNT1_00H ;connected and switch off
and PRINT1_IND,0FDH ;"ERROR" LED
mov dx,01B2H
mov al,PRINT1_IND
out dx,al
ready1:
ret
CHECK_PRINTERS
endp
;
;
;-----
; RESET IS BITS FOR MASTER 8259A AND 80186
; The in service (IS) bits for the 8259A master interrupt controller
; and the 80186 external interrupt line are reset in order to allow the
; next pending interrupt through.
;-----
RESET_IS_INTRM PROC NEAR
mov dx,MASTER_0 ;Reset IS bit (8259A - master)
mov al,OCW2
out dx,al
;
mov dx,IS_reg ;Reset IS bit (80186)
mov ax,IS_init
out dx,ax
ret
RESET_IS_INTRM ENDP
;
;
;-----
; RESET IS BITS FOR MASTER AND SLAVE 8259A'S AND 80186
; The in service bits (IS) for the master and slave 8259A interrupt
; controllers and the 80186 external interrupt line are reset in order
; to allow the next pending interrupt through.
;-----
RESET_IS_INTRS PROC NEAR
mov dx,MASTER_0 ;Reset IS bit (8259A - master)
mov al,OCW2
out dx,al
;
mov dx,SLAVE_0 ;Reset IS bit (8259A - slave)
mov al,OCW2
out dx,al
;
mov dx,IS_reg ;Reset IS bit (80186)
mov ax,IS_init
out dx,ax
ret
RESET_IS_INTRS ENDP
;
;
;-----
; ACCEPT CHARAC FROM P.C. PORT
; DMA0 is setup to transfer the P.C. port header and temporary storage
; (if P.C. port is a pending port) from RAM to DRAM on receiving the
; 1st charac. of a file. To do this transfer the available memory
; still present in the DRAM block is checked to see if there is enough
; space. If there is not the transfer will commence at the beginning
; of the next DRAM block. If a printer is busy printing 1 of the
; previous files received, it will be disabled and will only be able to
; proceed once the entire file has been received from the P.C. port.
;-----
PC_ACCEPT proc near
cmp PC_IN_PROGRESS,01H ;1st charac. received ?
je pc10
;
cmp PRINT0_OCCUPIED,00H ;No - Printer 0 printing ?
je no_print_0
or PRINT0_IND,01H ;Yes - Switch "CONNECTION LED"
mov dx,01A2H ;permanently on
mov al,PRINT0_IND
out dx,al
mov dx,01A6H ;INTE = '0' (disable printer 0)
mov al,0CH
out dx,al
mov PRINT_OCCUPIED,01H ;A printer is printing
no_print_0:
cmp PRINT1_OCCUPIED,00H ;No - Printer 1 printing ?
je no_print_1
or PRINT1_IND,01H ;Yes - Switch "CONNECTION LED"
mov dx,01B2H ;permanently on
mov al,PRINT1_IND
out dx,al
mov dx,01B6H ;INTE = '0' (disable printer 1)
mov al,0CH
out dx,al
mov PRINT_OCCUPIED,01H ;A printer is printing
no_print_1:
cmp PRINT_OCCUPIED,01H ;No - Any printer printing ?
jne no_print
mov PRINT_OCCUPIED,00H ;Yes - Setup chip selects to
mov bx,FILE ;where the last file was stored
mov ax,[BLOCK_ENDED+bx-2] ;in DRAM buffer
mov [BLOCK_STARTED+bx],ax
mov DRAM_BLOCK,ax
call DRAM_BLOCK_CS
jmp carry_on
no_print:
mov bx,FILE ;No - Store which DRAM block
mov ax,DRAM_BLOCK ;this file will be stored at
mov [BLOCK_STARTED+bx],ax
carry_on:
call SEND_HEADER ;Send Port header and temp
;store if it was a port pending
mov PC_IN_PROGRESS,01H ;1st charac. to be received ?
;
;

```



```

pc10:    mov     dx,DMA0_S_LOW_reg    ;No - Setup DMA source port
        mov     ax,PORT          ;address
        out     dx,ax

        mov     dx,DMA0_COUNT_reg ;Yes - transfer charac. from
        mov     ax,01H          ;port to buffer
        out     dx,ax

        mov     dx,DMA0_CONTR_reg
        mov     ax,0A226H
        out     dx,ax

        mov     bx,DRAM_BLOCK    ;Store DRAM address and block where
        mov     dx,DMA0_D_UP_reg ;last charac. was stored
        in     ax,dx
        cmp     ax,[DRAM_START_UP+bx+2] ;top of DRAM block ?
        jne     not_end_block
        mov     dx,DMA0_D_LOW_reg
        in     ax,dx
        cmp     ax,[DRAM_START_LOW+bx+2]
        jne     not_end_block

        add     DRAM_BLOCK,02H    ;Yes - Proceed into next DRAM block
        cmp     DRAM_BLOCK,014H  ;Top of buffer ?
        jne     not_end_buffer
        mov     DRAM_BLOCK,00H

        mov     dx,DMA0_D_UP_reg  ;Start at bottom of DRAM buffer
        mov     ax,0FFF0H
        out     dx,ax

        mov     dx,DMA0_D_LOW_reg
        mov     ax,04000H
        out     dx,ax

not_end_buffer:
not_end_block: call    DRAM_BLOCK_CS    ;No - Setup chip selects for next
                    ;DRAM block
ret
PC ACCEPR endp

```

```

-----
SEND P.C. HEADER TO DRAM BEFORE ACCEPTING 1ST CHARAC.
The P.C. port header and temporary storage,if the P.C. was pending for
service,is sent from RAM to DRAM on reception of the 1st charac. of a
file. This header will therefore be printed first in order to identify
from which P.C. port the printout originates from.
-----

```

```

SEND_HEADER proc    near
        mov     dx,DMA0_S_UP_reg  ;Source address of header 1
        mov     ax,00H          ;in RAM
        out     dx,ax

        mov     dx,DMA0_S_LOW_reg
        lea     ax,HEADER1
        out     dx,ax

        mov     bx,FILE          ;1st file to be received ?
        cmp     bx,00H
        je     first_file
        sub     bx,02H
        mov     dx,DMA0_D_UP_reg  ;No - Setup destination address
        mov     ax,[PC_END_UP+bx] ;in DRAM (where last file ended)
        out     dx,ax
        mov     dx,[PC_START_UP+bx+2],ax
        mov     dx,HEADER_END_UP,ax

        mov     dx,DMA0_D_LOW_reg
        mov     ax,[PC_END_LOW+bx]
        out     dx,ax
        mov     dx,[PC_START_LOW+bx+2],ax
        jmp     check_space

first_file:
        mov     dx,DMA0_D_UP_reg  ;Yes - Setup destination in
        mov     ax,[PC_END_UP+bx] ;DRAM (start of buffer)
        out     dx,ax
        mov     dx,[PC_START_UP+bx],ax
        mov     dx,HEADER_END_UP,ax

        mov     dx,DMA0_D_LOW_reg
        mov     ax,[PC_END_LOW+bx]
        out     dx,ax
        mov     dx,[PC_START_LOW+bx],ax

check_space:
        cmp     PORTS_PEND,00H    ;Are there any ports pending ?
        je     not_checked
        add     ax,COUNT_CHECK    ;Yes - Take into consideration when
                                ;testing for space left in DRAM block
                                ;No - Space only needed for

not_checked:
        add     ax,1102
        mov     dx,HEADER_END_LOW,ax ;header
        jnc     test_space
        add     dx,HEADER_END_UP,01H

test_space:
        mov     ax,HEADER_END_UP
        mov     bx,DRAM_BLOCK
        cmp     ax,[DRAM_START_UP+bx+2] ;enough space ?
        jne     still_space
        mov     ax,HEADER_END_LOW
        cmp     ax,[DRAM_START_LOW+bx+2]
        jnb     still_space
        call    MAKE_SPACE        ;No - Start at next DRAM block

still_space:
        mov     dx,DMA0_COUNT_reg ;Send header 1
        mov     ax,22
        out     dx,ax

        mov     dx,DMA0_CONTR_reg
        mov     ax,0B626H
        out     dx,ax

        lea     ax,HEADER2
        mov     dx,HEADER2_ROW,ax ;Send header 2

next_row:
        mov     dx,DMA0_S_LOW_reg
        mov     ax,HEADER2_ROW
        out     dx,ax

        mov     dx,DMA0_COUNT_reg
        mov     ax,50
        out     dx,ax

```

```

;
;      mov     dx,DMA0_CONTR_reg
;      mov     ax,0B626H
;      out     dx,ax
;
;      mov     dx,DMA0_S_LOW_reg
;      in      ax,dx
;      mov     HEADER2_ROW,ax
;
;      mov     dx,DMA0_S_LOW_reg
;      mov     ax,PC_ROW
;      out     dx,ax
;
;      mov     dx,DMA0_COUNT_reg
;      mov     ax,22
;      out     dx,ax
;
;      mov     dx,DMA0_CONTR_reg
;      mov     ax,0B626H
;      out     dx,ax
;
;      mov     dx,DMA0_S_LOW_reg
;      in      ax,dx
;      mov     PC_ROW,ax
;      dec     ROW
;      jnz    next_row
;      mov     ROW,15
;      cmp     PORTS_PEND,00H           ;Was data temp. stored for port
;      je     no_temp_store           ;being serviced ?
;
;      mov     dx,DMA0_S_LOW_reg       ;Yes - Send temp. store from
;      mov     ax,TEMP_STORE           ;RAM to DRAM
;      out     dx,ax
;
;      mov     dx,DMA0_COUNT_reg
;      mov     ax,COUNT_CHECK
;      out     dx,ax
;
;      mov     dx,DMA0_CONTR_reg
;      mov     ax,0B626H
;      out     dx,ax
;      mov     COUNT_CHECK,00H
;      dec     PORTS_PEND
no_temp_store:
;      ret                                     ;No - Return to PC_ACCEPT
SEND_HEADER   endp
;
;-----
;
;      MAKE SPACE IN DRAM TO SEND P.C.HEADER
;      If insufficient space exists in the current DRAM block for the P.C.
;      header and temporary storage the rest of the DRAM block will be
;      filled with null charac.'s and the file will then commence at the
;      beginning of the next DRAM block.
;-----
;
MAKE_SPACE    proc     near
;      mov     ax,{DRAM_START_LOW+bx+2}   ;Fill rest of this DRAM
;      mov     bx,FILE                     ;block with NULL charac
;      mov     cx,{PC_START_LOW+bx}
;      sub     ax,cx
;
;      mov     dx,DMA0_COUNT_reg
;      out     dx,ax
;
;      mov     dx,DMA0_S_LOW_reg
;      lea    ax,NULL
;      out     dx,ax
;
;      mov     dx,DMA0_CONTR_reg
;      mov     ax,0B226H
;      out     dx,ax
;
;      add     DRAM_BLOCK,02H             ;Set to next DRAM block
;      cmp     DRAM_BLOCK,014H           ;Top of buffer ?
;      jne    no_top_buffer
;
;      mov     DRAM_BLOCK,00H            ;Yes - Start at bottom of
;      mov     dx,DMA0_D_UP_reg           ;DRAM buffer
;      mov     ax,0FFF6H
;      out     dx,ax
;
;      mov     dx,DMA0_D_LOW_reg
;      mov     ax,04006H
;      out     dx,ax
no_top_buffer:
;      call    DRAM_BLOCK_CS              ;Setup chip selects for new
;                                          ;DRAM block
;
;      mov     dx,DMA0_S_LOW_reg
;      lea    ax,HEADER1
;      out     dx,ax
;      ret
MAKE_SPACE    endp
;-----
;
;      NMI INTERRUPT DUE TO DRAM ERROR
;      NMI will be invoked whenever the parity error detection circuitry
;      detects a faulty DRAM memory location. The "DRAM ERROR" LED will
;      flash providing visual indication and all 10 P.C. ports will be
;      disabled.
;-----
;
NMI_PARITY    proc     near
;      call    DIS_ALL_PORTS              ;Disable all P.C. ports
parity_error:
;      xor     PRINT1_IND,04H             ;Flash DRAM ERROR LED
;      mov     dx,01B2H
;      mov     al,PRINT1_IND
;      out     dx,al
;      mov     cx,0FFFFH                 ;Time delay
parity_delay:
;      loop   parity_delay
;      jmp    parity_error
;      ired
NMI_PARITY    endp
;-----
;
;      TIMER 0 INTERRUPT ROUTINE
;      Timer 0 is used to either check printer and P.C. port status, to
;      timeout due to no P.C. responding to a P.C. ports check or no P.C.
;      port responding when the printer routine re-enables all 10 P.C.'s.
;-----

```



```

add     dx,04H           ;Disable P.C. port
mov     al,0BH           ;INTE = '0'
out     dx,al
mov     al,01H           ;BUSY = '1'
out     dx,al

;
mov     dx,DMA0_S_UP_reg ;Add a form feed charac at
mov     ax,00H           ;the end of transmission of
out     dx,ax           ;a file

;
mov     dx,DMA0_S_LOW_reg
lea     ax,FORM_FEED
out     dx,ax

;
mov     dx,DMA0_COUNT_reg
mov     ax,01H
out     dx,ax

;
mov     dx,DMA0_CONTR_reg
mov     ax,0B226H
out     dx,ax

;
mov     bx,FILE
mov     dx,DMA0_D_UP_reg ;Save DRAM Buffer address where last
in      ax,dx           ;charac. (FORM FEED) is stored
mov     [PC_END_UP+bx],ax

;
mov     dx,DMA0_D_LOW_reg
in      ax,dx
mov     [PC_END_LOW+bx],ax

;
mov     ax,DRAM_BLOCK   ;Save DRAM block where last
mov     [BLOCK_ENDED+bx],ax ;charac for this file is stored
mov     OLD_DRAM_BLOCK,ax

;
mov     dx,IS_reg       ;Reset timer1 IS bit
mov     ax,IS_init
out     dx,ax

;
mov     PC_IN_PROGRESS,00H ;Reset pointer registers for
mov     PORT_ENABLE,0AH   ;next file to be received
mov     PORT_COUNT,00H
mov     PORT_CHECK,00H
mov     MASK_IN_PRINT,00H

;
inc     FILES_PENDING    ;indicate another file pending
add     NEXT_FILE,02H    '(to be printed)

;
call    CHECK_PRINTERS  ;Check status of the two printers
cmp     ERROR_PRINT0,00H ;Error on printer 0 ?
je      there_is_printer1
cmp     ERROR_PRINT1,00H ;Yes - Error on printer 1 ?
je      there_is_printer1
mov     PRINT_ERR_CALL,01H
call    DIS_ALL_PORTS   ;Yes - No printer available,
mov     PRINT_ERR_CALL,00H ;disable all P.C. ports
mov     MASK_OFF_FCS,01H
call    TIMER0_ENABLE   ;Enable timer 0

;
mov     dx,IS_reg       ;Reset timer 1 IS register
mov     ax,IS_init
out     dx,ax

;
there_is_printer1:
mov     PRINT_ERR_CALL,00H
cmp     PRINT_ERR_DIS,01H ;No - Error on printers
jne     ports_not_dis1   ;previously ?
call    REENABLE_PORTS   ;Yes - Re-enable all P.C. ports
mov     PRINT_ERR_DIS,00H

;
ports_not_dis1:
cmp     MASTER_PRINT,01H ;No - Printer 0 connected ?
jne     print1_master
cmp     PRINT0_OCCUPIED,01H ;Yes - Printer 0 already printing
je      cont_last_file00 ;a file ?
mov     ax,FILE          ;No - Load up file number to
mov     PRINTER0_FILE,ax ;be printed on printer 0

;
cont_last_file00:
and     MASTER_MASK,07FH ;Yes - Continue with this file
mov     dx,MASTER_1     ;and enable printer 0 interrupt
mov     al,MASTER_MASK
out     dx,al

;
and     SLAVE_MASK,07FH
mov     dx,SLAVE_1
mov     al,SLAVE_MASK
out     dx,al

;
mov     dx,01A6H        ;Enable printer 0
mov     al,0DH          ;INTE = '1'
out     dx,al

;
test    PRINT1_IND,01H  ;Printer 1 connected ?
jz     only_print0
cmp     FILES_PENDING,01H ;Yes - More than 1 file to be
je      more_than_1     ;printed ?

;
enable_print1:
cmp     PRINT1_OCCUPIED,01H ;Yes - Was printer 1 printing ?
je      cont_last_file01
mov     dx,FILE          ;No - Load up file number to
mov     PRINT1_OCCUPIED,01H ;be printed on printer 1
mov     PRINTER1_FILE,ax

;
cont_last_file01:
mov     PRINT1_ACTIVATE,01H ;Yes - Set pointer to allow printer 0
;to activate printing on printer 1
iret

;
more_than_1:
cmp     PRINT0_OCCUPIED,01H
je      enable_print1
iret

;
print1_master:
cmp     PRINT1_OCCUPIED,01H ;No - Printer 1 already printing ?
je      cont_last_file1
mov     ax,FILE          ;No - Load up file number
mov     PRINTER1_FILE,ax ;to be printed on printer 1

;
cont_last_file1:
and     MASTER_MASK,07FH ;Yes - Continue with this file
mov     dx,MASTER_1     ;and enable printer 1 interrupt
mov     al,MASTER_MASK
out     dx,al

;
and     SLAVE_MASK,0E0H

```



```

jne      led_stays_as_is1 ;indicate file being received
xor     [INDICATOR+1],01H
mov     dx,012H
mov     al,[INDICATOR+1]
out     dx,al
mov     [PC_IND_COUNT+1],00H
led_stays_as_is1:
inc     [PC_IND_COUNT+1]
;
CALL    RESET_IS_INTRM ;Reset IS bits (8259A & 80186)
;
inc     PORT_COUNT
cmp     PORT_COUNT,1024 ;Has 1024 bytes been received ?
jb     not_1k_1
call   PORTS_CHECKER ;Yes - Check whether any other
;P.C. ports require service
not_1k_1:
call   TIMER1_ENABLE ;No - Setup timer 1 to timeout
;in 1,02s (EOF if timeout)
mov     dx,016H
mov     al,09H ;INTE = '1'
out     dx,al
mov     al,00H ;BUSY = '0'
out     dx,al
iret

```

PC1_8259_endp

```

-----
|                                     |
|          INTERRUPT ROUTINE FOR P.C. 2          |
| On receiving the 1st charac. from P.C. 2 this interrupt routine will |
| firstly transfer the P.C.'s header as well as any charac.'s that were |
| received as a result of this port being a pending port. This transfer is |
| done from RAM to the DRAM buffer and available space in the DRAM block is |
| first tested to make sure the transfer will be successful. The P.C.'s |
| strobe line is tested in order to make sure that the interrupt is valid |
| and not as a result of a power glitch due to the switching on or off of |
| the P.C. After 1K bytes have been received this port will allow a test to |
| be done on the other P.C. ports in order to check whether they are not |
| requiring service. The "CONNECTED" LED will flash when the P.C. is being |
| serviced.                                     |
|-----

```

```

PC2_8259_proc near
mov     dx,026H ;BUSY = '1'
mov     al,01H
out     dx,al
;
mov     al,08H ;INTE = '0'
out     dx,al
;
call   TIMER0_DISABLE ;Disable the 1 ms timer
;
call   DIS_ALL_PORTS ;Disable all P.C. ports
cmp     PORT_CHECK,00H ;Is this a P.C. port check ?
je     not_check2
cmp     PORT,020H ;Yes - Then is it P.C. port 2 ?
je     not_check2
cmp     PC2_CHECK,00H ;No - Has this P.C. port been
ja     checked_before2 ;checked before ?
inc     al,PORTS_PEND ;No - Indicate that another
mov     al,PORTS_PEND ;P.C. port is pending
mov     PC2_CHECK,al
checked_before2:
mov     dx,020H ;Get charac.
in     al,dx
mov     si,TEMP_COUNT_2 ;Store charac. in temp. store
mov     [TEMP_STORE2+si],al
inc     TEMP_COUNT_2
mov     PORT_CHECK,00H ;Reenable pointer to check other
;P.C. ports that are pending
CALL    RESET_IS_INTRM ;Reset IS bits (8259A & 80186)
;
add     A_8255,010H ;Next P.C. port to be checked
cmp     A_8255,060H
jne     lower_check2
add     A_8255,0100H
lower_check2:
call   RESTORE_CALL_PC ;Restore P.C. port that initiated
;check
not_check2:
call   TIMER1_DISABLE ;No - disable timer that
;checks for EOF
cmp     PC_IN_PROGRESS,01H ;Is this the 1st charac for this file ?
ja     test_again2
test_again2:
cmp     PC2_ON_COUNTER,05H ;No - Is P.C. definitely on ?
jae    pc_switched_on2
mov     dx,024H
in     al,dx
rcl     al,1
jnc    pc_switched_off2 ;Strobe = '1' ?
mov     cx,0FFFFH ;Yes - P.C. is on
time_delay2:
loop   time_delay2
inc     PC2_ON_COUNTER
jmp     test_again2
pc_switched_on2:
mov     PC2_ON_COUNTER,00H ;P.C. has a file to send
jmp     receive_char2
pc_switched_off2:
mov     PC2_ON_COUNTER,00H ;Power glitch caused interrupt
call   RESET_IS_INTRM ;Reset IS bits (8259A & 80186)
mov     MASK_OFF_PCS,01H ;Timer 0 to check port status
call   TIMER0_ENABLE
iret
receive_char2:
mov     dx,MASTER_1 ;Mask all interrupts on master
mov     al,0FBH ;and slave 8259A's
out     dx,al
;
mov     dx,SLAVE_1
mov     al,0FFH
out     dx,al
;
mov     PORT,020H ;Initialise temp. storage
mov     ax,TEMP_COUNT_2
mov     TEMP_COUNT_2,00H
mov     COUNT_CHECK,ax
lea     ax,TEMP_STORE2
mov     TEMP_STORE,ax

```

```

mov     ax,NEXT_FILE           ;File number for this file
mov     FILE,ax
;
lea     ax,PC2_ROW
mov     PC_ROW,ax
accept2:
call    PC_ACCEPT             ;Check space,send header and
                                ;temp. store and receive charac.
cmp     [PC_IND_COUNT+2],03FH ;Flash "CONNECTED LED" to
jne     led_stays_as_is2     ;indicate file being received
xor     [INDICATOR+2],01H
mov     dx,022H
mov     al,[INDICATOR+2]
out     dx,al
mov     [PC_IND_COUNT+2],00H
led_stays_as_is2:
inc     [PC_IND_COUNT+2]
;
CALL    RESET_IS_INTRM      ;Reset IS bits (8259A & 80186)
;
inc     PORT_COUNT
cmp     PORT_COUNT,1024     ;Has 1024 bytes been received ?
jb     not_1k_2
call    PORTS_CHECKER       ;Yes - Check whether any other
                                ;P.C. ports require service
not_1k_2:
call    TIMER1_ENABLE       ;No - Setup timer 1 to timeout
                                ;in 1,02s (EOF if timeout)
mov     dx,026H
mov     al,09H              ;INTE = '1'
out     dx,al
mov     al,00H              ;BUSY = '0'
out     dx,al
iret
PC2_8259 endp

```

```

-----
                INTERRUPT ROUTINE FOR P.C. 3
On receiving the 1st charac. from P.C. 3 this interrupt routine will
firstly transfer the P.C.'s header as well as any charac.'s that were
received as a result of this port being a pending port. This transfer is
done from RAM to the DRAM buffer and available space in the DRAM block is
first tested to make sure the transfer will be successful. The P.C.'s
strobe line is tested in order to make sure that the interrupt is valid
and not as a result of a power glitch due to the switching on or off of
the P.C. After 1K bytes have been received this port will allow a test to
be done on the other P.C. ports in order to check whether they are not
requiring service. The "CONNECTED" LED will flash when the P.C. is being
serviced.
-----

```

```

PC3_8259 proc    near
mov     dx,036H             ;BUSY = '1'
mov     al,01H
out     dx,al
;
mov     al,08H             ;INTE = '0'
out     dx,al
;
call    TIMER0_DISABLE     ;Disable the 1 ms timer
;
call    DIS_ALL_PORTS      ;Disable all P.C. ports
cmp     PORT_CHECK,00H     ;Is this a P.C. port check ?
je     not_check3
cmp     PORT_030H          ;Yes - Then is it P.C. port 3 ?
je     not_check3
cmp     PC3_CHECK,00H      ;No - Has this P.C. port been
                                ;checked before ?
ja     checked_before3
inc     PORTS_PEND         ;No - Indicate that another
mov     al,PORTS_PEND      ;P.C. port is pending
mov     PC3_CHECK,al
checked_before3:
mov     dx,030H           ;Get charac.
in     al,dx
mov     si,TEMP_COUNT_3   ;Store charac. in temp. store
mov     [TEMP_STORE3+si],al
inc     TEMP_COUNT_3
mov     PORT_CHECK,00H    ;Reenable pointer to check other
                                ;P.C. ports that are pending
CALL    RESET_IS_INTRM    ;Reset IS bits (8259A & 80186)
;
add     A_8255,010H       ;Next P.C. port to be checked
cmp     A_8255,060H
jne     lower_check3
add     A_8255,0100H
lower_check3:
call    RESTORE_CALL_PC    ;Restore P.C. port that initiated
                                ;check
not_check3:
call    TIMER1_DISABLE     ;No - disable timer that
                                ;checks for EOF
cmp     PC_IN_PROGRESS,01H ;Is this the 1st charac. for this file ?
je     accept3
test_again3:
cmp     PC3_ON_COUNTER,05H ;No - Is P.C. definitely on ?
jae     pc_switched_on3
mov     dx,034H
in     al,dx
rcl     al,1
jnc     pc_switched_off3   ;Strobe = '1' ?
mov     cx,0FFFFH         ;Yes - P.C. is on
time_delay3:
loop   time_delay3
inc     PC3_ON_COUNTER
jmp     test_again3
pc_switched_on3:
mov     PC3_ON_COUNTER,00H ;P.C. has a file to send
jmp     receive_char3
pc_switched_off3:
mov     PC3_ON_COUNTER,00H ;Power glitch caused interrupt
call    RESET_IS_INTRM    ;Reset IS bits (8259A & 80186)
mov     MASK_OFF_PCS,01H  ;Timer 0 to check port status
call    TIMER0_ENABLE
iret
receive_char3:
mov     dx,MASTER_1       ;Mask all interrupts on master
mov     al,0F7H           ;and slave 8259A's
out     dx,al
;
mov     dx,SLAVE_1

```



```

mov     al,0FFH
out     dx,al

mov     PORT,030H      ;Initialise temp. storage
mov     ax,TEMP_COUNT 3
mov     TEMP_COUNT 3,00H
mov     COUNT_CHECK,ax
lea     ax,TEMP_STORE3
mov     TEMP_STORE,ax
mov     ax,NEXT_FILE   ;File number for this file
mov     FILE,ax

lea     ax,PC3_ROW
mov     PC_ROW,ax

accept3:
call    PC_ACCEPT     ;Check space,send header and
                    ;temp. store and receive charac.
cmp     [PC_IND_COUNT+3],03FH ;Flash "CONNECTED LED" to
jne     led_stays_as_is3 ;led_stays_as_is3 ;indicate file being received
xor     [INDICATOR+3],01H
mov     dx,032H
mov     al,[INDICATOR+3]
out     dx,al
mov     [PC_IND_COUNT+3],00H

led_stays_as_is3:
inc     [PC_IND_COUNT+3]

CALL    RESET_IS_INTRM ;Reset IS bits (8259A & 80186)

inc     PORT_COUNT
cmp     PORT_COUNT,1024 ;Has 1024 bytes been received ?
jb     not_1k_3
call   PORTS_CHECKER   ;Yes - Check whether any other
                    ;P.C. ports require service

not_1k_3:
call   TIMER1_ENABLE   ;No - Setup timer 1 to timeout
                    ;in 1,02s (EOF if timeout)

mov     dx,036H
mov     al,09H         ;INTE = '1'
out     dx,al
mov     al,00H         ;BUSY = '0'
out     dx,al
iret

```

PC3_8259 endp

```

-----
|                                     |
|          INTERRUPT ROUTINE FOR P.C. 4 |
| On receiving the 1st charac. from P.C. 4 this interrupt routine will |
| firstly transfer the P.C.'s header as well as any charac.'s that were |
| received as a result of this port being a pending port. This transfer is |
| done from RAM to the DRAM buffer and available space in the DRAM block is |
| first tested to make sure the transfer will be successful. The P.C.'s |
| strobe line is tested in order to make sure that the interrupt is valid |
| and not as a result of a power glitch due to the switching on or off of |
| the P.C. After 1K bytes have been received this port will allow a test to |
| be done on the other P.C. ports in order to check whether they are not |
| requiring service. The "CONNECTED" LED will flash when the P.C. is being |
| serviced. |
|                                     |
|-----|

```

```

PC4_8259 proc near
mov     dx,046H      ;BUSY = '1'
mov     al,01H
out     dx,al

mov     al,09H      ;INTE = '0'
out     dx,al

call    TIMERO_DISABLE ;Disable the 1 ms timer

call    DIS_ALL_PORTS ;Disable all P.C. ports
cmp     PORT_CHECK,00H ;Is this a P.C. port check ?
je     not_check4
cmp     PORT,040H      ;Yes - Then is it P.C. port 4 ?
je     not_check4
cmp     PC4_CHECK,00H ;No - Has this P.C. port been
ja     checked_before4 ;checked before ?
inc     [PC4_CHECK_PEND] ;No - Indicate that another
mov     al,PORTS_PEND ;P.C. port is pending
mov     PC4_CHECK,al

checked_before4:
mov     dx,040H      ;Get charac.
in     al,dx
mov     si,TEMP_COUNT 4 ;Store charac. in temp. store
mov     [TEMP_STORE4+si],al
inc     TEMP_COUNT 4
mov     PORT_CHECK,00H ;Reenable pointer to check other
                    ;P.C. ports that are pending

CALL    RESET_IS_INTRM ;Reset IS bits (8259A & 80186)

add     A_8255,010H ;Next P.C. port to be checked
cmp     A_8255,060H
jne     lower_check4
add     A_8255,0100H

lower_check4:
call    RESTORE_CALL_PC ;Restore P.C. port that initiated
iret ;check

not_check4:
call    TIMER1_DISABLE ;No - disable timer that
                    ;checks for EOF

cmp     PC_IN_PROGRESS,01H ;Is this the 1st charac. for this file ?
je     accept4

test_again4:
cmp     PC4_ON_COUNTER,05H ;No - Is P.C. definitely on ?
jae    pc_switched_on4
mov     dx,044H
in     al,dx
rcl     al,1
jnc    pc_switched_off4 ;Strobe = '1' ?
mov     cx,0FFFFH ;Yes - P.C. is on

time_delay4:
loop   time_delay4
inc     PC4_ON_COUNTER
jmp     test_again4

pc_switched_on4:
mov     PC4_ON_COUNTER,00H ;P.C. has a file to send
jmp     receive_char4

pc_switched_off4:
mov     PC4_ON_COUNTER,00H ;Power glitch caused interrupt
call   RESET_IS_INTRM ;Reset IS bits (8259A & 80186)

```

```

mov     MASK_OFF_PCS,01H    ;Timer 0 to check port status
call   TIMER0_ENABLE
iret

receive_char4:
mov     dx,MASTER_1        ;Mask all interrupts on master
mov     al,03FH             ;and slave 8259A's
out     dx,al

;
mov     dx,SLAVE_1
mov     al,0FFH
out     dx,al

;
mov     PORT,040H          ;Initialise temp. storage
mov     ax,TEMP_COUNT_4
mov     TEMP_COUNT_4,00H
mov     COUNT_CHECK,ax
lea     ax,TEMP_STORE4
mov     TEMP_STORE,ax
mov     ax,NEXT_FILE       ;File number for this file
mov     FILE,ax

;
lea     ax,PC4_ROW
mov     PC_ROW,ax

accept4:
call   PC_ACCEPT           ;Check space,send header and
                                ;temp. store and receive charac.
cmp     [PC_IND_COUNT+4],03FH ;Flash "CONNECTED LED" to
jne     led_stays_as_is4   ;indicate file being received
xor     [INDICATOR+4],01H
mov     dx,042H
mov     al,[INDICATOR+4]
out     dx,al
mov     [PC_IND_COUNT+4],00H

led_stays_as_is4:
inc     [PC_IND_COUNT+4]

;
CALL   RESET_IS_INTRM     ;Reset IS bits (8259A & 80186)

;
inc     PORT_COUNT
cmp     PORT_COUNT,1024   ;Has 1024 bytes been received ?
jb     not_1k_4
call   PORTS_CHECKER     ;Yes - Check whether any other
                                ;P.C. ports require service

not_1k_4:
call   TIMER1_ENABLE      ;No - Setup timer 1 to timeout
                                ;in 1,02s (EOF if timeout)

mov     dx,046H
mov     al,09H            ;INTE = '1'
out     dx,al
mov     al,00H            ;BUSY = '0'
out     dx,al
iret

```

PC4_8259 endp

```

.....
;
;-----
;          INTERRUPT ROUTINE FOR P.C. 5
; On receiving the 1st charac. from P.C. 5 this interrupt routine will
; firstly transfer the P.C.'s header as well as any charac.'s that were
; received as a result of this port being a pending port. This transfer is
; done from RAM to the DRAM buffer and available space in the DRAM block is
; first tested to make sure the transfer will be successful. The P.C.'s
; strobe line is tested in order to make sure that the interrupt is valid
; and not as a result of a power glitch due to the switching on or off of
; the P.C. After 1K bytes have been received this port will allow a test to
; be done on the other P.C. ports in order to check whether they are not
; requiring service. The "CONNECTED" LED will flash when the P.C. is being
; serviced.
;-----
;

```

```

PC5_8259 proc
near
mov     dx,056H            ;BUSY = '1'
mov     al,01H
out     dx,al

;
mov     al,08H            ;INTE = '0'
out     dx,al

;
call   TIMER0_DISABLE     ;Disable the 1 ms timer

;
call   DIS_ALL_PORTS      ;Disable all P.C. ports
cmp     PORT_CHECK,00H    ;Is this a P.C. port check ?
je     not_check5
cmp     PORT,050H         ;Yes - Then is it P.C. port 5 ?
je     not_check5
cmp     PCS_CHECK,00H     ;No - Has this P.C. port been
ja     checked_before5    ;checked before?
inc     PORTS_PEND        ;No - Indicate that another
mov     al,PORTS_PEND     ;P.C. port is pending
mov     PCS_CHECK,al

checked_before5:
mov     dx,050H           ;Get charac.
in     dx
mov     si,TEMP_COUNT_5   ;Store charac. in temp. store
mov     [TEMP_STORE5+si],al
inc     TEMP_COUNT_5
mov     PORT_CHECK,00H    ;Reenable pointer to check
                                ;other P.C. ports that are pending
CALL   RESET_IS_INTRM    ;Reset IS bits (8259A & 80186)

;
add     A_8255,010H       ;Next P.C. port to be checked
cmp     A_8255,060H
jne     lower_check5
add     A_8255,0100H

lower_check5:
call   RESTORE_CALL_PC    ;Restore P.C. port that initiated
iret                       ;check

not_check5:
call   TIMER1_DISABLE     ;No - disable timer that
                                ;checks for EOF

cmp     PC_IN_PROGRESS,01H ;Is this the 1st charac. for this file ?
je     accept5

test_again5:
cmp     PC5_ON_COUNTER,05H ;No - Is P.C. definitely on ?
jae    pc_switched_on5
mov     dx,054H
in     dx
rcl     al,1
jnc    pc_switched_off5   ;Strobe = '1' ?
mov     cx,0FFFFH        ;Yes - P.C. is on

time_delays:

```

```

loop      time delay5
inc       PCS_ON_COUNTER
jmp       test_again5
pc_switched_on5:
mov       PCS_ON_COUNTER,00H ;P.C. has a file to send
jmp       receive_char5
pc_switched_off5:
mov       PCS_ON_COUNTER,00H ;Power glitch caused interrupt
call      RESET_IS_INTRM    ;Reset IS bits (8259A & 80186)
mov       MASK_OFF_PCS,01H ;Timer 0 to check port status
call      TIMER0_ENABLE
receive_char5:
mov       dx,MASTER_1      ;Mask all interrupts on master
mov       al,0DFH          ;and slave 8259A's
out      dx,al

mov       dx,SLAVE_1
mov       al,0FFH
out      dx,al

mov       PORT,050H        ;Initialise temp. storage
mov       ax,TEMP_COUNT_5
mov       TEMP_COUNT_5,00H
mov       COUNT_CHECK,ax
lea      ax,TEMP_STORE5
mov       TEMP_STORE,ax
mov       ax,NEXT_FILE     ;File number for this file
mov       FILE,ax

lea      ax,PCS_ROW
mov       PC_ROW,ax
accept5:
call      PC_ACCEPT        ;Check space,send header and
                                ;Temp. store and receive charac.
cmp       [PC_IND_COUNT+5],03FH ;Flash "CONNECTED LED" to
jne      led_stays_as_is5   ;indicate file being received
xor      [INDICATOR+5],01H
mov       dx,052H
mov       al,[INDICATOR+5]
out      dx,al
mov       [PC_IND_COUNT+5],00H
led_stays_as_is5:
inc      [PC_IND_COUNT+5]

CALL     RESET_IS_INTRM    ;Reset IS bits (8259A & 80186)

inc      PORT_COUNT
cmp      PORT_COUNT,1024   ;Has 1024 bytes been received ?
jb      not_1k_5
call     PORTS_CHECKER    ;Yes - Check whether any other
                                ;P.C. ports require service
not_1k_5:
call     TIMER1_ENABLE    ;No - Setup timer 1 to timeout
                                ;in 1,023 (EOF if timeout)
mov      dx,056H
mov      al,09H           ;INTE = '1'
out      dx,al
mov      al,00H           ;BUSY = '0'
out      dx,al
iret
PC5_8259 endp

```

```

.....
;
;-----
;          INTERRUPT ROUTINE FOR P.C. 6
; On receiving the 1st charac. from P.C. 6 this interrupt routine will
; firstly transfer the P.C.'s header as well as any charac.'s that were
; received as a result of this port being a pending port. This transfer is
; done from RAM to the DRAM buffer and available space in the DRAM block is
; first tested to make sure the transfer will be successful. The P.C.'s
; strobe line is tested in order to make sure that the interrupt is valid
; and not as a result of a power glitch due to the switching on or off of
; the P.C. After 1K bytes have been received this port will allow a test to
; be done on the other P.C. ports in order to check whether they are not
; requiring service. The "CONNECTED" LED will flash when the P.C. is being
; serviced.
;-----
;

```

```

PC6_8259 proc      near
mov             dx,0166H      ;BUSY = '1'
mov             al,01H
out            dx,al

mov             al,08H      ;INTE = '0'
out            dx,al

call           TIMER0_DISABLE ;Disable the 1 ms timer

call           DIS_ALL_PORTS  ;Disable all P.C. ports
cmp           PORT_CHECK,00H ;Is this a P.C. port check ?
je            not_check6
cmp           PORT,0160H     ;Yes - Then is it P.C. port 6 ?
je            not_check6
cmp           PC6_CHECK,00H  ;No - Has this P.C. port been
ja            checked_before6 ;checked before ?
inc           PORTS_PEND     ;No - Indicate that another
mov           al,PORTS_PEND  ;P.C. port is pending
mov           PC6_CHECK,al

checked_before6:
mov           dx,0160H      ;Get charac.
in            al,dx
mov           si,TEMP_COUNT_6 ;Store charac. in temp. store
mov           {TEMP_STORE6+si},al
inc           TEMP_COUNT_6
mov           PORT_CHECK,00H ;Reusable pointer to check
                                ;other P.C. ports that are pending

CALL          RESET_IS_INTRM ;Reset IS bits (8259A & 80186)

add           A_8255,010H    ;Next P.C. port to be checked
cmp           A_8255,060H
jne          lower_check6
add           A_8255,0100H

lower_check6:
call         RESTORE_CALL_PC ;Restore P.C. port that initiated
iret        ;check

not_check6:
call         TIMER1_DISABLE ;No - disable timer that
                                ;checks for EOF
cmp         PC_IN_PROGRESS,01H ;Is this the 1st charac. for this file ?
je         accept6

```

```

test_again6:
    cmp     PC6_ON_COUNTER,05H ;No - Is P.C. definitely on ?
    jae    pc_switched_on6
    mov    dx,0166H
    in     al,dx
    rcl    al,1
    jnc    pc_switched_off6 ;Strobe = '1' ?
    mov    cx,0FFFFH ;Yes - P.C. is on

time_delay6:
    loop   time_delay6
    inc    PC6_ON_COUNTER
    jmp    test_again6

pc_switched_on6:
    mov    PC6_ON_COUNTER,00H ;P.C. has a file to send
    jmp    receive_char6

pc_switched_off6:
    mov    PC6_ON_COUNTER,00H ;Power glitch caused interrupt
    call   RESET_IS_INTRM ;Reset IS bits (8259A & 80186)
    mov    MASK_OFF_PCS,01H ;Timer 0 to check port status
    call   TIMER0_ENABLE
    iret

receive_char6:
    mov    dx,MASTER_1 ;Mask all interrupts on master
    mov    al,0BFH ;and slave 8259A's
    out    dx,al
;
    mov    dx,SLAVE_1
    mov    al,0FFH
    out    dx,al
;
    mov    PORT,0160H ;Initialise temp. storage
    mov    ax,TEMP_COUNT_6
    mov    TEMP_COUNT_6,00H
    mov    COUNT_CHECK,ax
    lea   ax,TEMP_STORE6
    mov    TEMP_STORE,ax
    mov    ax,NEXT_FILE ;File number for this file
    mov    FILE,ax
;
    lea   ax,PC6_ROW
    mov    PC_ROW,ax

accept6:
    call   PC_ACCEPT ;Check space,send header and
    ;temp. store and receive charac.
    cmp    [PC_IND_COUNT+6],03FH ;Flash "CONNECTED" LED to
    jne    led_stays_as_is6 ;indicate file being received
    xor    [INDICATOR+6],01H
    mov    dx,0162H
    mov    al,[INDICATOR+6]
    out    dx,al
    mov    [PC_IND_COUNT+6],00H

led_stays_as_is6:
    inc    [PC_IND_COUNT+6]
    CALL   RESET_IS_INTRM ;Reset IS bits (8259A & 80186)
;
    inc    PORT_COUNT
    cmp    PORT_COUNT,1024 ;Has 1024 bytes been received ?
    jb     not_1k_6
    call   PORTS_CHECKER ;Yes - Check whether any other
    ;P.C. ports require service

not_1k_6:
    call   TIMER1_ENABLE ;No - Setup timer 1 to timeout
    ;in 1,02s (EOF if timeout)
    mov    dx,0166H
    mov    al,09H ;INTE = '1'
    out    dx,al
    mov    al,00H ;BUSY = '0'
    out    dx,al
    iret

PC6_8259 endp
;
;-----
; INTERRUPT ROUTINE FOR MASTER IR7 (NOISE)
; This interrupt will occur due to noise on any of the 8259A's interrupt
; lines.
;-----
MASTER_IR7    proc    near
    CALL     RESET_IS_INTRM ;Reset IS bits (8259A & 80186)
    iret
MASTER_IR7    endp
;
;-----
; INTERRUPT ROUTINE FOR P.C. 7
; On receiving the 1st charac. from P.C. 7 this interrupt routine will
; firstly transfer the P.C.'s header as well as any charac.'s that were
; received as a result of this port being a pending port. This transfer is
; done from RAM to the DRAM buffer and available space in the DRAM block is
; first tested to make sure the transfer will be successful. The P.C.'s
; strobe line is tested in order to make sure that the interrupt is valid
; and not as a result of a power glitch due to the switching on or off of
; the P.C. After 1K bytes have been received this port will allow a test to
; be done on the other P.C. ports in order to check whether they are not
; requiring service. The "CONNECTED" LED will flash when the P.C. is being
; serviced.
;-----
PC7_8259    proc    near
    mov    dx,0176H ;BUSY = '1'
    mov    al,01H
    out    dx,al
;
    mov    al,0BH ;INTE = '0'
    out    dx,al
;
    call   TIMER0_DISABLE ;Disable the 1 ms timer
;
    call   DIS_ALL_PORTS ;Disable all P.C. ports
    cmp    PORT_CHECK,00H ;Is this a P.C. port check ?
    je     not_checked7
    cmp    PORT,0170H ;Yes - Then is it P.C. port 7 ?
    je     not_checked7
    cmp    PC7_CHECK,00H ;No - Has this P.C. port been
    ja     checked_before7 ;checked before ?
    inc    PORTS_PEND ;No - Indicate that another
    mov    al,PORTS_PEND ;P.C. port is pending
    mov    PC7_CHECK,al

checked_before7:
    mov    dx,0170H ;Get charac.

```

```

in      al,dx
mov     si,TEMP_COUNT 7      ;Store charac. in temp. store
mov     [TEMP_STORE7+si],al
inc     TEMP_COUNT 7
mov     PORT_CHECK,00H      ;Reusable pointer to check other
                                ;P.C. ports that are pending
                                ;Reset IS bits (8259A & 80186)
CALL    RESET_IS_INTRS

;
add     A_8255,010H         ;Next P.C. port to be checked
cmp     A_8255,060H
jne     lower_check7
add     A_8255,0100H

lower_check7:
call   RESTORE_CALL_PC      ;Restore P.C. port that initiated
iret   ;check

not_check7:
call   TIMER1_DISABLE      ;No - disable timer that
                                ;checks for EOF
cmp     PC_IN_PROGRESS,01H ;Is this the 1st charac for this file ?
je     accept7

test_again7:
cmp     PC7_ON_COUNTER,05H ;No - Is P.C. definitely on ?
jae     pc_switched_on7
mov     dx,0174H
inc     in
rcl     al,1
inc     pc_switched_off7    ;Strobe = '1' ?
mov     cx,0FFFFH         ;Yes - P.C. is on

time_delay7:
loop   time_delay7
inc   PC7_ON_COUNTER
jmp   test_again7

pc_switched_on7:
mov   PC7_ON_COUNTER,00H   ;P.C. has a file to send
jmp   receive_char7

pc_switched_off7:
mov   PC7_ON_COUNTER,00H   ;Power glitch caused interrupt
call  RESET_IS_INTRS      ;Reset IS bits (8259A & 80186)
mov   MASK_OFF_PCS,01H    ;Timer 0 to check port status
call  TIMER0_ENABLE

receive_char7:
mov   dx,MASTER_1         ;Mask all interrupts on master
mov   al,07FH             ;and slave 8259A's
out   dx,al

;
mov   dx,SLAVE_1
mov   al,0FEH
out   dx,al

;
mov   PORT,0170H          ;Initialise temp. storage
mov   ax,TEMP_COUNT 7
mov   TEMP_COUNT 7,00H
mov   COUNT_CHECK,ax
lea   ax,TEMP_STORE7
mov   TEMP_STORE,ax
mov   ax,NEXT_FILE
mov   FILE,ax

;
lea   ax,PC7_ROW
mov   PC_ROW,ax

accept7:
call  PC_ACCEPT           ;Check space,send header and
                                ;temp. store and receive charac.
                                ;Flash "CONNECTED" LED to
                                ;indicate file being received
cmp   [PC_IND_COUNT+7],03FH
jne   led_stays_as_is7
xor   [INDICATOR+7],01H
mov   dx,0172H
mov   al,[INDICATOR+7]
out   dx,al
mov   [PC_IND_COUNT+7],00H

led_stays_as_is7:
inc   [PC_IND_COUNT+7]

;
CALL  RESET_IS_INTRS      ;Reset IS bits (8259A & 80186)

;
inc   PORT_COUNT
cmp   PORT_COUNT,1024     ;Has 1024 bytes been received ?
jb    not_1k_7
call  PORTS_CHECKER      ;Yes - Check whether any other
iret   ;P.C. ports require service

not_1k_7:
call  TIMER1_ENABLE      ;No - Setup timer 1 to timeout
                                ;in 1,02s (EOF if timeout)

mov   dx,0176H
mov   al,09H
out   dx,al              ;INTE = '1'
mov   al,00H
out   dx,al              ;BUSY = '0'
iret

```

PC7_8259 endp

```

.....
;
;-----
; INTERRUPT ROUTINE FOR P.C. 8
; On receiving the 1st charac. from P.C. 8 this interrupt routine will
; firstly transfer the P.C.'s header as well as any charac.'s that were
; received as a result of this port being a pending port. This transfer is
; done from RAM to the DRAM buffer and available space in the DRAM block is
; first tested to make sure the transfer will be successful. The P.C.'s
; strobe line is tested in order to make sure that the interrupt is valid
; and not as a result of a power glitch due to the switching on or off of
; the P.C. After 1k bytes have been received this port will allow a test to
; be done on the other P.C. ports in order to check whether they are not
; requiring service. The "CONNECTED" LED will flash when the P.C. is being
; serviced.
;-----
;

```

```

PC8_8259 proc      near
mov     dx,0186H      ;BUSY = '1'
mov     al,01H
out     dx,al

;
mov     al,08H
out     dx,al        ;INTE = '0'

;
call    TIMER0_DISABLE ;Disable the 1 ms timer

;
call    DIS_ALL_PORTS  ;Disable all P.C. ports
cmp     PORT_CHECK,00H ;Is this a P.C. port check ?
jne     not_check8

```



```

mov     PRINTER_ADDR,01B0H
call   TX_PRINTER
;
mov     bx,PRINTER1_FILE      ;Check whether top of DRAM block
mov     PRINT_FILE,bx        ;DRAM buffer has been reached
call   PR_BLOCK_CHECK
;
mov     bx,PRINTER1_FILE
call   END_FILE_CHECK        ;Complete file printed ?
cmp     END_FILE,01H
je     next_charac
print_next:
mov     dx,01B6H              ;No - Re-enable printer port 1
mov     al,0DH                ;for next charac.,INTE = '1'
out     dx,al
iret
next_charac:
cmp     FILES_PENDING,00H     ;All files printed ?
je     no_files1
mov     ax,PRINTER0_FILE     ;No - Printer 0 already busy
mov     ax,PRINTER1_FILE     ;with next file on the list ?
cmp     print1_greater
jb     print1_greater:
mov     PRINTER1_FILES,ax     ;No - Print the next file
add     PRINTER1_FILES,02H    ;Yes - Print the next highest
mov     FILE_START1,00H      ;file
jmp     print_next
no_files1:
mov     FILE_START1,00H      ;No - Printer 0 still busy printing ?
mov     PRINT1_OCCUPIED,00H
cmp     PRINT0_OCCUPIED,01H
je     not_finished
call   RESTORE               ;No - Reset to store next file from P.C.
;port at bottom of DRAM buffer
;Mask printer 1 interrupt
or     SLAVE_MASK,010H
mov     dx,SLAVE_1
mov     al,SLAVE_MASK
out     dx,al
iret
PRINT1_8259
endp
;
;-----
;
;          INTERRUPT ROUTINE FOR SLAVE IR7 (NGISE)
; This interrupt will occur due to noise on any of the 8259A's interrupt
; lines.
;-----
;
SLAVE_IR7 proc     near
CALL     RESET_IS_INTRS      ;Reset IS bits (8259A & 80186)
iret
SLAVE_IR7 endp
;
;-----
;
;          ENABLE ALL P.C. PORTS
; P.C. ports that are pending will be enabled in order of highest
; priority. Once all pending P.C. ports have been attended to all other
; P.C. ports will be enabled. Timer 0 is enabled just in case a P.C.
; requires service immediately after a port is enabled.
;-----
;
ENABLE_PORTS proc     near
cmp     PORTS_PEND,00H       ;Any ports pending ?
je     no_ports_pend0
mov     cx,0AH               ;Yes - Scan to see which of
mov     al,01H               ;the P.C.ports is of the
lea     di,PC0_CHECK         ;highest priority
mov     si,di
cld
repne  scasb                 ;P.C. port pending found ?
jnz    no_ports_pend0
dec     di                   ;Yes - Enable the pending P.C. port
mov     byte ptr(di),00H
sub     di,si
shl     di,04H
mov     dx,di
add     dx,06H
cmp     dx,066H
jne    a_lower_port
add     a_lower_port:
mov     al,09H               ;INTE = '1'
out     dx,al
mov     al,00                ;BUSY = '0'
out     dx,al
mov     dx,al
more_ports_pend0:
inc     al                   ;Scan for next highest priority
mov     cx,0AH               ;port pending
lea     di,PC0_CHECK
cld
repne  scasb                 ;Any more P.C. ports pending ?
jnz    port_enabled0
dec     di                   ;Yes - Shift priority level for this
dec     di                   ;port one up
mov     [di],al
inc     al
cmp     al,PORTS_PEND        ;More than 2 ports pending ?
jne    more_ports_pend0     ;Yes - Shift all other ports pending
;one level higher in priority
jmp     port_enabled0
no_ports_pend0:
cmp     PORT_ENABLE,00H     ;All P.C. ports enabled ?
je     PORTS_ENABLED0
dec     PORT_ENABLED0
cmp     CONT_8255,0196H     ;No - Enable the next port
jbe    enable_1_port0      ;Still P.C. port ?
mov     enable_1_port0:
mov     CONT_8255,06H       ;No - Start at P.C. port 0
enable_1_port0:
mov     dx,CONT_8255
add     CONT_8255,010H
cmp     CONT_8255,066H
jne    other_ports
add     other_ports:
mov     al,09H               ;INTE = '1'
out     dx,al
mov     al,00H              ;BUSY = '0'
out     dx,al
port_enabled0:

```

```

CALL      RESET_IS_INTRS          ;Reset IS bits (8259A & 80186)

mov       ENABLE_TIME,01H          ;Enable timer 0 to timeout if P.C.
mov       MASK_OFF_PCS,00H        ;port enabled does not respond
call     TIMER0_ENABLE
ret

ports_enabled0:
mov       ENABLE_TIME,00H
ret

ENABLE_PORTS
endp
.....

;
;-----
;          SETUP MID RANGE CHIP SELECTS
; The mid range chip selects are setup to address the DRAM block where
; the file to be printed resides in the DRAM buffer.
;-----
;
SET_PRINT_CS    proc    near
mov          ax,[BLOCK_STARTED+bx] ;DRAM block where file resides
mov          DRAM_BLOCK,ax
cmp          ax,OLD_DRAM_BLOCK    ;Same DRAM block as chip
jae         up_in_buffer          ;are set up for at present ?
jmp         cs_set                ;Yes - Leave as is

up_in_buffer:
call        DRAM_BLOCK_CS        ;No - Setup chip selects

cs_set:
ret

SET_PRINT_CS    endp
.....

;
;-----
;          TRANSMIT CHARAC. TO PRINTER
; Charac is transmitted to the printer port from the DRAM buffer.
;-----
;
TX_PRINTER     proc    near
mov          dx,DMAL_S_UP_reg     ;Setup DMAL's source address the
mov          ax,[PC_START_UP+bx] ;charac. resides in DRAM buffer
out          dx,ax

mov          dx,DMAL_S_LOW_reg
mov          ax,[PC_START_LOW+bx]
out          dx,ax

mov          dx,DMAL_D_UP_reg     ;Setup DMAL's destination address (printer 0)
mov          ax,00H               ;to where charac. must be sent
out          dx,ax

mov          dx,DMAL_D_LOW_reg
mov          ax,PRINTER_ADDR
out          dx,ax

mov          dx,DMAL_COUNT_reg   ;Send one charac
mov          ax,01H
out          dx,ax

mov          dx,DMAL_CONTR_reg
mov          ax,01606H
out          dx,ax

CALL        RESET_IS_INTRS      ;Reset IS bits (8259A & 80186)

TX_PRINTER     ret
endp
.....

;
;-----
;          CHECK WHETHER TOP OF DRAM BLOCK OR BUFFER HAS BEEN REACHED
; DMAL will transmit from the next DRAM block if the top of a DRAM
; block is reached. If the top of the DRAM buffer is reached printing
; will continue from the bottom of DRAM.
;-----
;
PR_BLOCK_CHECK proc    near
mov          dx,DMAL_S_UP_reg     ;Get address where DMA is
in           ax,dx                ;in DRAM buffer
mov          [PC_START_UP+bx],ax
mov          cx,ax
mov          dx,DMAL_S_LOW_reg
in           ax,dx
mov          [PC_START_LOW+bx],ax

mov          bx,DRAM_BLOCK
mov          OLD_DRAM_BLOCK,bx
cmp          cx,[DRAM_START_UP+bx+2] ;Top of DRAM block ?
jne         not_end
cmp          ax,[DRAM_START_LOW+bx+2]
jne         not_end
push        ax                    ;Yes - Proceed into next DRAM block
add         DRAM_BLOCK,02H
mov         bx,PRINT_FILE
mov         dx,DRAM_BLOCK
mov         [BLOCK_STARTED+bx],dx
cmp         dx,014H                ;Top of DRAM buffer ?
jne         no_end_buffer
mov         DRAM_BLOCK,00H        ;Yes - Proceed at bottom of DRAM buffer

mov         [PC_START_UP+bx],0FFF0H
mov         [PC_START_LOW+bx],04000H
mov         [BLOCK_STARTED+bx],00H

no_end_buffer:
pop         ax

not_end:
ret

PR_BLOCK_CHECK endp
.....

;
;-----
;          CHECK WHETHER ENTIRE FILE HAS BEEN PRINTED
; Routine checks whether the file is completely printed and if not
; continues with same file.
;-----
;
END_FILE_CHECK proc    near
cmp          cx,[PC_END_UP+bx]    ;Complete file printed ?
jne         printl_10
cmp          ax,[PC_END_LOW+bx]
jne         printl_10
jmp         end_print

printl_10:


```


APPENDIX C.


Circuit Diagrams.

Index.

	<u>page</u>
1. Microprocessor Schematic.....	C2
2. Latch Schematic.....	C3
3. Buffer Schematic.....	C4
4. SRAM Schematic.....	C5
5. ROM Schematic.....	C6
6. DRAM Controller.....	C7
7. DRAM Array Buffer and Parity.....	C8
8. Parity Schematic.....	C9
9. Input/Output 1 Schematic.....	C10-C11
10. Input/Output 2 Schematic.....	C12-C13
11. P.C. Port Schematic.....	C14
12. Printer Port Schematic.....	C15




C-3




CAPE TECHNICON MASTERS DIPLOMA IN TECHNOLOGY RESEARCH PROJECT			
Title PRINTER SHARER -- LATCH			
Size A	Document Number T.DE BRANDT	REV 01	
Date: January 1, 1994	Sheet 2	of 5	

C1




CAPE TECHNICON MASTERS DIPLOMA IN TECHNOLOGY RESEARCH PROJECT			
Title PRINTER SHARER - BUFFER			
Size	Document Number	T.DE BRANDT	REV
A			D1
Date:	January 1, 1994	Sheet	3 of 5


CS





CAPE TECHNICON MASTERS DIPLOMA IN TECHNOLOGY RESEARCH PROJECT			
Title PRINTER SHARER -- SRAM			
Size	Document Number	T.DE BRANDT	REV
A			01
Date:	January 1, 1994	Sheet	4 of 5




CAPE TECHNICON MASTERS DIPLOMA IN TECHNOLOGY RESEARCH PROJECT			
Title			
PRINTER SHARER - ROM			
Size	Document Number	REV	
A	T.DE BRANDT	01	
Date:	January 1, 1994	Sheet	5 of 5




C-8





QM71025A-80
 MASTER DISCUSS IN TECHNOLOGY
 RESEARCH PROJECT
 TITLE: PRINTER BUFFER - DRAW
 Doc. Number: TDR-68001
 Date: January 1, 1968




CAPE TECHNICON MASTERS DIPLOMA IN TECHNOLOGY RESEARCH PROJECT			
Title	PRINTER SHARER - PARITY		
Size	Document Number	TDE BRANDT	REV
B			01
Date	JANUARY 1, 1994	Sheet	3 of 3









CAPE TECHNICIAN MASTERS DIPLOMA IN TECHNOLOGY RESEARCH PROJECT			
Blk B	Document Number PRINTER SHARER - INPUT/OUTPUT 2	REV	
Date:	January 1, 1994	Sheet	2 of 2

C-14

