INTELLIGENT POINT OF SALE TERMINAL

Document Name: T5.DOC

Original: December 1991

Prepared by: H.Keown

Revised (____)



INTELLIGENT POINT OF SALE TERMINAL THESIS

by HARVEY KEOWN

Thesis submitted in part fulfilment of the requirements for the Masters Diploma in the School of Electrical Engineering

at the Cape Technikon.

Date of submission: December 1991.

DECLARATIONS:

I declare that the contents of this thesis has been entirely prepared by myself and represents my own work. The opinions contained herein are my own and not necessarily those of the Technikon.

Signed: Keown Date: 08:06:92

ACKNOWLEDGMENTS:

•

I would like to use this opportunity to thank the following people, all have assisted in shaping my career:

Mr. Gerhard Kopatz (Managing Director of Ankerdata) for giving me the opportunity to further my studies and mainly having faith in the projects that I have generated.

Mr. Suliman Harnekar (Electrical Engineer, Hardware and Software) and Mr. Gary Robas (Electrical Engineer, Hardware) for unselfishly imparting their knowledge and experience.

Mr. Eric Seiderer (Production Manager) for supporting me through the various design stages.

To my wife, Gillian, who has always been the main support. (thanks for doing the dishes)

Finally, I would like to thank those who have proof read this thesis.

To the above mentioned people, **THANK-YOU** for the role each of you had in moulding my career.

.

TABLE OF CONTENTS

SUMMARY	AGE 12
INTRODUCTION	AGE 16
Figure 0-1. INTELLIGENT TERMINAL P.	AGE 13
Figure 0-2. Integrated Terminal - MTS2002 P	AGE 18
Figure 0-3. MTS2002 Configuration P	AGE 19
Figure 0-4. POS Terminals and Back Office Computer . P.	AGE 24
CHAPTER 1	PAGE 2
1. COMMUNICATIONS INTRODUCTION	PAGE 2
2. TRANSMISSION SPECIFICATION	PAGE 4
3. TRANSMISSION CONTROL CODES	PAGE`5
4. TRANSMISSION FORMAT	PAGE 7
4.1 TEXT FORMAT	PAGE 8
5. TRANSMISSION CONTROL PROCEDURES	AGE 10
5.1 CONNECTION PHASE (NO PROCESSING) PA	AGE 10
5.2 DATA LINK ESTABLISH PHASE PA	AGE 10

INTELLIGENT POS TERMINAL PAGE 1

.

		5.2.1 DATA LINK ESTABLISH PHASE AT HOST	PAGE	11
		5.2.1.1 SELECTING	PAGE	11
		5.2.1.2 POLLING	PAGE	12
		5.2.2 DATA LINK ESTABLISH PHASE AT TERMINAL	PAGE	13
	5.3	TEXT TRANSFER PHASE	PAGE	15
		5.3.1 TEXT TRANSFER PHASE AT THE HOST	PAGE	15
		5.3.2 TEXT TRANSFER PHASE AT THE TERMINAL .	PAGE	17
	5.4	DATA LINK END PHASE	PAGE	19
	5.5	DISCONNECTION PHASE	PAGE	19
6.	ERROR	CONTROL	PAGE	20
7.	RETRY	COUNTER FUNCTION	PAGE	21
	• 7.1	HOST RETRY COUNTER FUNCTION	PAGE	21
	7.2	TERMINAL RETRY COUNTER FUNCTION	PAGE	21
8.	INTELI	LIGENT TERMINAL CONTROL CODES	PAGE	22
	8.1	OUTPUT DEVICE CONTROL CODES	PAGE	24
		8.1.1 16 X LED's	PAGE	24
		8.1.2 TWO X LIQUID CRYSTAL DISPLAYS	PAGE	26
		8.1.3 SOUND THE BUZZER	PAGE	27
		8.1.4 OPEN CASH DRAWER #1 OR #2	PAGE	28
		8.1.5 ENABLE OR DISABLE MAGNETIC CARD READER	PAGE	28
		8.1.6 HOST ENQUIRY	PAGE	29
		8.1.7 TWO RS232 SERIAL PORTS	PAGE	30
	8.2	INPUT DEVICE CONTROL CODES	PAGE	35
		8.2.1 4 BIT CONTROL LOCK	PAGE	35

8.2.2 MAGNETIC CARD READER	PAGE 35
8.2.3 DRAWER STATUS	PAGE 36
8.2.4 RECEIPT STATUS	PAGE 37
8.2.5 KEYBOARD OR SCANNER DATA	PAGE 37
8.2.6 RESPONSE TO HOST ENQUIRY	PAGE 39
8.2.7 TWO X RS232 SERIAL PORTS	PAGE 39
9. PROGRAMMING EXAMPLE	PAGE 41
Table 1-1. Transmission Specification	PAGE 4
Table 1-2. Transmission Control Codes	PAGE 6
Table 1-3. Keyboard Matrix Image: Comparison of the second se	PAGE 38
Figure 1-1. INTELLIGENT TERMINAL-Back Office Computer .	PAGE 2
CHAPTER 2	PAGE 2
1. SYSTEM DESCRIPTION	
	PAGE 2
1.1 SYSTEM OVERVIEW	PAGE 2 PAGE 2
1.1 SYSTEM OVERVIEW	PAGE 2 PAGE 2 PAGE 3
1.1 SYSTEM OVERVIEW	PAGE 2 PAGE 2 PAGE 3 PAGE 5
1.1 SYSTEM OVERVIEW	PAGE 2 PAGE 2 PAGE 3 PAGE 5 PAGE 5
1.1 SYSTEM OVERVIEW	PAGE 2 PAGE 2 PAGE 3 PAGE 5 PAGE 5
1.1 SYSTEM OVERVIEW	PAGE 2 PAGE 2 PAGE 3 PAGE 5 PAGE 5 PAGE 6
1.1 SYSTEM OVERVIEW	PAGE 2 PAGE 2 PAGE 3 PAGE 5 PAGE 5 PAGE 6 PAGE 7

INTELLIGENT POS TERMINAL PAGE 3

.

	TABLE	OF	CONTENTS
3. MICROCONTROLLER DESCRIPTION	•••	•	PAGE 11
3.1 DATA AND PROGRAM MEMORY ORGANISATION	•••	•	PAGE 11
3.2 INTERNAL DATA MEMORY ORGANISATION .	• • •	•	PAGE 14
4. DESIGN IMPLEMENTATION	• • •	•	PAGE 16
4.1 PROCESSING SECTION	• • •	•	PAGE 16
4.2 COMMUNICATIONS INTERFACE SECTION	• • •	•	PAGE 18
4.3 PORT PIN ASSIGNMENT	• • •	•	PAGE 19
5. INPUT / OUTPUT DECODE CIRCUITRY		•	PAGE 22
6. ADDRESS MAP AND I/O MAP	• • •	•	PAGE 25
6.1 MEMORY I/O EQUATES		•	PAGE 25
6.2 MEMORY MAP	•••	•	PAGE 26
7. BUZZER DESCRIPTION	• • •	•	PAGE 29
8. CONTROL LOCK AND TERMINAL NUMBER INTERFACE		•	PAGE 31
9. LED INTERFACE	• • •	•	PAGE 32
10. LIQUID CRYSTAL DISPLAY INTERFACE (LCD) .	• • •	•	PAGE 33
10.1 GENERAL DESCRIPTION	• • •	•	PAGE 33
10.2 LCD SPECIFICATIONS	• • •	•	PAGE 33
10.3 CONNECTION POSITIONS	• • •	•	PAGE 35
10.4 PIN DESCRIPTION	• • •	•	PAGE 36
10.5 EXPLANATION OF INTERNAL OPERATION .	• • •	•	PAGE 38

INTELLIGENT POS TERMINAL PAGE 4

•

10.5.1 REGISTER	••	PAGE	38
10.5.2 BUSY FLAG (BF)	•••	PAGE	40
10.5.3 ADDRESS COUNTER (AC)	•••	PAGE	40
10.5.4 DISPLAY DATA RAM (DD RAM)	•••	PAGE	40
10.5.5 CHARACTER GENERATOR ROM (CG ROM)	•••	PAGE	41
10.5.6 CHARACTER GENERATOR RAM (CG RAM)	• •	PAGE	41
10.6 DETAILED EXPLANATION OF INSTRUCTIONS .	• •	PAGE	41
10.6.1 CLEAR DISPLAY	••	PAGE	41
10.6.2 RETURN HOME	• •	PAGE	42
10.6.3 ENTRY MODE SET	• •	PAGE	42
10.6.4 DISPLAY ON/OFF CONTROL	• •	PAGE	43
10.6.5 CURSOR OR DISPLAY SHIFT		PAGE	44
10.6.6 FUNCTION SET	• •	PAGE	45
10.6.7 INTENSITY CONTROL	• •	PAGE	46
10.7 DESIGN IMPLEMENTATION	• •	PAGE	47
11. MAGNETIC CARD READER INTERFACE	•••	PAGE	48
11.1 DATA FORMAT	••	PAGE	48
11.1.1 ABA-CODED DATA FORMAT	• •	PAGE	48
11.1.1.1 CODED CHARACTER SET	••	PAGE	48
11.1.1.2 INFORMATION FORMAT	• •	PAGE	50
11.1.1.3 LONGITUDINAL REDUNDANCY C	HECK	PAGE	51
11.1.2 IATA-CODED DATA FORMAT		PAGE	52
11.1.2.1 CODED CHARACTER SET	•••	PAGE	52
11.1.2.2 INFORMATION FORMAT	••	PAGE	53
11.1.2.3 LONGITUDINAL REDUNDANCY C	HECK	PAGE	55
11.2 READER DESCRIPTION	• •	PAGE	55

TABLE OF CONTENTS 11.3 DESIGN IMPLEMENTATION PAGE 59 12. KEYBOARD INTERFACE PAGE 63 PAGE 64 PAGE 66 PAGE 67 13. SERIAL COMMUNICATIONS INTERFACE PAGE 68 13.1 8530 FUNCTIONAL DESCRIPTION PAGE 68 PAGE 69 PAGE 70 13.4 DESIGN IMPLEMENTATION PAGE 71 PAGE 72 14.1 OPTICALLY COUPLED SERIAL INTERFACE PAGE 72 PAGE 72 14.2.1 RECEIVE DATA SIGNAL (RDATA) PAGE 72 14.2.2 RECEIVE DATA CLOCK (CLKIN) PAGE 73 14.2.3 RECEIVE RESET SIGNAL (RESETIN) . . . PAGE 74 PAGE 75 PAGE 76 14.5 SYMBOL MESSAGE FORMATS PAGE 77 14.6 DESIGN IMPLEMENTATION PAGE 78 15. DRAWER INTERFACE PAGE 79

	ľ	ABL	E OF	CONTENTS
	16. RECEIPT SENSE	• •	•••	PAGE 80
	17. PRESENT AND FUTURE DEVELOPMENT	• •	••	PAGE 81
	Table 2-1. Port Pin Assignment	•••	•••	PAGE 21
	Table 2-2. Memory I/O Equates		• •	PAGE 26
	Table 2-3. Memory Map	• •	•••	PAGE 28
	Table 2-4. Pin Connections		••	PAGE 35
	Table 2-5. Signal Description	•	•••	PAGE 37
	Table 2-6. Register Selection		•••	PAGE 39
	Table 2-7. ABA-Coded Character Set	• •	••	PAGE 49
	Table 2-8. IATA-Coded Character Set	•	•••	PAGE 52
	Table 2-9. IATA Information Format	•	•••	PAGE 54
	Table 2-10. Reader Specification	• •	• •	PAGE 56
	Table 2-11. Reader Control Signals	• •	•••	PAGE 58
	Table 2-12. Byte Format		• •	PAGE 77
	Figure 2-1. System Configuration	• •	• •	. PAGE 2
	Figure 2-2. Terminal Description	•	•••	. PAGE 4
	Figure 2-3. Detailed Terminal Description	•	• •	. PAGE 5
	Figure 2-4. INTELLIGENT TERMINAL Specifications	3.	• •	• PAGE 9
	Figure 2-5. Memory Organisation	-	•••	PAGE 11
	Figure 2-6. Internal Data Memory	•	•••	PAGE 13
t.	Figure 2-7. Internal RAM Usage	•	•••	PAGE 15
	Figure 2-8. Single Board Computer	•	••	PAGE 16
	Figure 2-9. Communication Interfaces	•	• •	PAGE 19
	Figure 2-10. Equivalent CCT for 20L10 PAL	•	•••	PAGE 22
-	INTELLIGENT POS TERMINAL PAGE 7			

Figure	2-11.	I/O Decoder 20L10	PAGE	24
Figure	2-12.	20L10 PAL	PAGE	25
Figure	2-13.	Buzzer Circuit	PAGE	29
Figure	2-14.	Lock & Terminal No. Interface	PAGE	31
Figure	2-15.	LED Interface	PAGE	32
Figure	2-16.	LCD Interface	PAGE	35
Figure	2-17.	LCD Block Diagram	PAGE	38
Figure	2-18.	Intensity Adjust	PAGE	46
Figure	2-19.	LCD Interface	PAGE	47
Figure	2-20.	Reader Block Diagram	PAGE	55
Figure	2-21.	Timing Diagram	PAGE	56
Figure	2-22.	Card Data Transfer	PAGE	59
Figure	2-23.	I/O Clock Generation	PAGE	60
Figure	2-24.	Expansion Bus	PAGE	61
Figure	2-25.	Interconnection between 8032 and 8751 .	PAGE	62
Figure	2-26.	Data Transfer Timing Diagram	PAGE	62
Figure	2-27.	8279 Block Diagram	PAGE	63
Figure	2-28.	Keyboard Interface	PAGE	67
Figure	2-29.	8530 Block Diagram	PAGE	68
Figure	2-30.	Communications Interface	PAGE	71
Figure	2-31.	Scanner Connection	PAGE	74
Figure	2-32.	Byte Transfer From Scanner	PAGE	75
Figure	2-33.	Byte Transfer To Scanner	PAGE	75
Figure	2-34.	Scanner Interface	PAGE	78
Figure	2-35.	Drawer Interface	PAGE	79
Figure	2-36.	2006 System (Metro)	PAGE	82
Figure	2-37.	2007 System (Restaurant)	PAGE	83

																	TA	BI	E	OF	CONT	EN	гs
CHAP	PTER 3 .	• •	•	٠	••	•	•	٠	•	•	•	•	•	•	•	•	٠	•	•	٠	. PA	GE	2
ASSE	EMBLER C	ODE	LIS	STI	NG	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	. РА	GE	2
1. K	YB.ASM	•••	•	-		•	•	•	•	•	•	•	•	•	•	•	•	•	•	٠	. PA	GE	2
2. I	O1.ASM	• •	•	•	••	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	PAG	E :	35
3. I	02.ASM	• •	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	PAG	Εθ	57
4. C	COMMS.AS	м.	•	•	•••	•	•	•	•	•	•	•	•	•	٠	•	•	•	•	•	PAG	Εŧ	32
5. S	CAN.ASM	[•	•	••		٠	•	•	•	•	•	•	•	•	•	•	•	•	•	PAGE	1:	L2
6.8	2530.AS	м.	٠	•	••	•	•	٠	•	•	•	•	•	•	•	•	•	•	•	•	PAGE	12	22
7.C	RD.ASM	• •	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	PAGE	19	50
8. E	QUATES.	ASM	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	PAGE	15	58
СНАР	TER 4 .	••	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	. PA	GE	2
SCHE	MATIC D	IAGR	AMS			•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	. PA	GE	2
Figu	re 4-1.	Sin	gle	B	oar	a (Con	npu	ite	er	•	•	•		•	•	•	•	•	•	. PA	GE	2
Figu	re 4-2.	1/0	De	CO	de	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	. PA	GE	3
Figu	re 4-3.	Buz	zer	ج	Lo	ck	Ir	nte	erf	ac	e	•	•	•	•	•	•	•	•	•	. PA	GE	4
INTE	LLIGENT	POS	TE	RM	INA	Ľ		Pž	AGI	E 9	Э												

																	TA	BI	ΓE	OF	r C	CONTEN	TS
CHAPTER 6	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	PAGE	2
BIBLIOGRAPHY	•	•	•	•			-	•	•	•	•	•	•	•	•		•	•	•		•	PAGE	2

SUMMARY

SUMMARY

The main reason for this project was "import replacement", as all our existing Point of Sale and Electronic Equipment had to be imported from Japan. After the Government's steps to curb imports by placing extremely high levies on imported goods, it was decided to produce a completely local product.

From past experience it was obvious that customer requirements varied greatly. This gave rise to the inception of a modular system, enabling the customer to "mix and match" modules to their requirements.

The concept is to use a HOST computer controlling a differential communications line with a maximum of 255 terminals which are all individually addressable. Each individual terminal would in turn control an internal differential communications line, called PNET, which is an acronym for "Peripheral Network".

A decision was made to make all the peripherals intelligent, thereby alleviating the processor of all menial tasks. All peripherals local to the terminal would be connected to this network. The configuration can be seen graphically by refering to Figure 0-1. The communications protocol used is more sophisticated than that used for RS232 devices. The protocol has a POLL - ACKNOWLEDGE structure, where the HOST has complete control of the loop.



Figure 0-1. INTELLIGENT TERMINAL

This thesis is therefore a detailed description of the INTELLIGENT TERMINAL which forms an integral sub-section of each terminal. This can be seen graphically, by referring to the Figure 1-1, Chapter 2, page 2.

The operation of the terminal had to be very similar to that of the imported POS terminals and had to meet the following specifications:

Addressable up to a maximum of 255 terminals Maximum 128 key keyboard Magnetic card reader Two, 2 lines X 16 character Liquid Crystal Displays (LCD's) Buzzer Two cash drawers Sixteen status Light Emitting Diodes (LED's) 4 Bit control lock Two standard serial RS232 ports 1 X Laser Hand Scanner Interface 1 X Laser Desk Top Scanner Interface 2 Line X 16 character vacuum fluorescent display 2 Line X 20 character vacuum fluorescent display 3 Line X 16 character vacuum fluorescent display Pin pad for electronic fund transfer (EFT) At the Point of Sale (EFT POS)

The terminal had to be capable of interfacing to all the above devices as well as controlling all of them. The INTELLIGENT TERMINAL essentially handles the interface to the above devices, and communicates the data to the HOST (XT motherboard) via PNET. The HOST had to be capable of beeping the buzzer, opening the drawer, displaying messages on the LCD's etc., as well as

receiving data from any of the input devices. It was decided to use an Intel 8032 micro controller as the "heart" of the INTELLIGENT TERMINAL. All the software was written on an IBM AT, using Intel's Macro Assembler ASM51, and the Relocatable Linker RL51.

CORPORATE PROFILE

Ankerdata, formerly known as Anker Data Systems (ADS) has always been a market leader in the field of Point Of Sale Equipment (POS), Cash Registers (both mechanical and electronic), Electronic Scales and Mainframe Computing.

The driving force behind this extremely prosperous corporate power is the Managing Director, Gerhard Kopatz. As a direct result of his insight and business skills, Ankerdata has developed since the mid 60's, into a highly competitive company. At present there are in excess of 50 branches country wide, as well as branches in foreign countries.

Ankerdata has a long history of local Research and Development. During the early 70's various niches were found in the local Receipting, Hotel and Point of Sale markets. There was no hardware available to satisfy customer requirements, and this was the basis for the inception of the Ankerdata R&D Department.

The first model was a Receipting machine called the 4900, based on an Intel 8085 microprocessor. This machine was directed at customers such as the Post Office, Customs and Excise and Inland Revenue. A lucrative niche was also apparent in the hotel industry, where a machine for the Front Desk was required. This

led to the development of the second generation of machines for the Front Desk, called the 5900. This extremely flexible and powerful machine satisfied all the requirements, and was still installed in major hotels such as the Capetonian, Heerengraght and President Hotels until a few years ago. The final model in this particular series was the 7900. This was designed to satisfy the requirements of various universities, with regard to the student accounts. This system could perform full stock control and manage the various student accounts. An installation at Stellenbosch University was upgraded two years ago to our newer generation of terminals. Valuable design and marketing experience was gained from this development phase at Ankerdata. This together with exorbitant import costs, prompted the Managing Diréctor to start the next generation of Point Of Sale Equipment.

During 1988 the Government revised the tax structure of imported goods. This meant that all electronic equipment that Ankerdata was importing was subjected to extremely high import costs. A direct result of this, was an unrealistically high unit cost to the end user. This prompted the Managing Director to investigate market requirements, which led to the decision to locally design and develop a Point Of Sale Terminal. This machine would be geared for the middle to upper market segments, with full communications to a store controller, enabling full Back Office control with extensive reporting capabilities.

PROJECT INCEPTION



Figure 0-2. Integrated Terminal - MTS2002

The project was started in early 1988 and I was extremely fortunate to be a member of the initial development team. With the advent of the IBM PC, design philosophies changed, and Ankerdata, being in the forefront of technology, noted the swing toward an open-ended design architecture. This was the starting point for the MTS2002 Point Of Sale Terminal. The terminal was based on a standard XT motherboard, with a propriety power supply, expansion I/O card and various peripherals. The greatest advantage of choosing this architecture was that all software could be developed on a standard PC, and advantage could be taken of the vast number of debuggers, compilers and utilities that

were available. The availability of various expansion cards meant that standard cards could be used, greatly reducing the design and debugging phase. This meant that valuable design time could be more effectively spent, designing specific I/O cards to satisfy our hardware requirements.



Figure 0-3. MTS2002 Configuration

The MTS2002 was an integrated design, having the processing, keyboard, printer and displays all housed in a single cabinet. This, unfortunately would prove to be a major stumbling block in the future. Due to the power of the terminal, all software requirements could be met relatively easily, the converse did not

however apply to the hardware. Each customer, having their own idiosyncrasy, would require slight changes to the existing terminal base. This led to many versions of the MTS2002, combined with this was the associated headache of maintaining so many variations. This was an extremely popular machine, being able to satisfy customer requirements, but was extremely costly to maintain.

The obvious solution was to design a modular system, which would enable the customer to "mix 'n match" the hardware to their requirements. The standard XT motherboard would still be retained, enabling the existing software base to be utilised, as well as the previously mentioned advantages. Unknown to us at the time was that this terminal would eventually be the most powerful, flexible, popular and greatly exported machine that Ankerdata has thus far developed.

The communications to the Back Office was maintained, but the structure of the Input/Output devices was radically changed. The communications to the Back Office is based on a 7 bit ASCII protocol using the RS485 bus type electrical connection. This meant that a maximum of 255 terminals could be connected to the HOST computer, which could either be a 286 or 386.

This bus type communications structure was now extended one more level, to the terminal. A second communications bus was designed for the internal operation of the terminal, and this was called

the Peripheral Network (PNET). The XT motherboard, internal to the terminal would control this network, which would have the flexibility of having any type of peripheral device connected to it. Initially the terminal needed the same functionality as the MTS2002, with the possibility of upgrading and adding more devices in future. A minimal system would therefore comprise of a keyboard, receipt/journal printer, two 2 line X 16 character vacuum fluorescent displays (operator and customer) and various support peripherals. Each device would be addressable, enabling the HOST to have total control of the communications bus. The following peripherals which are attached to PNET have been in full production since mid-1990:

Intelligent 2 line X 16 Character Vacuum Fluorescent Display

Intelligent 3 line X 16 Character Vacuum Fluorescent Display

Intelligent 2 line X 20 Character Vacuum Fluorescent Display

Intelligent 2 line X 16 Character LCD

RS232 to RS485 Protocol Converter for the SW1 Receipt/ Journal Printer

Intelligent Point Of Sale Termianl, which forms the basis of this thesis.

The first phase was to design a ROM Emulator card. We decided to design this card to fit into an expansion slot of the PC. This meant that the binary file could be directly loaded into the target system, where the code could be tested within seconds. The only debugging tools available were a digital oscilloscope, LCD, LED's and the port pins. This made debugging extremely difficult and tedious, especially when coding at chip level. Ankerdata has since purchased an In-Circuit Emulator, which greatly speeds up debugging.

The INTELLIGENT TERMINAL had to interface to the devices, as specified in Chapter 2, "INTELLIGENT TERMINAL SPECIFICATIONS". The INTELLIGENT TERMINAL had to transmit any incoming information to the HOST, and output any information that the HOST might transmit to it. The INTELLIGENT TERMINAL had to report any change in status to the HOST. All software was written in assembler, which is a lot more tedious than writing in a high level language. Intel's Macro Assembler and Relocatable Linker were used for the generation of the code. The rest of the thesis is dedicated to the INTELLIGENT TERMINAL, and therefore a brief description of the various chapters is necessary.

INTELLIGENT POS TERMINAL PAGE 22

.

CHAPTER 1

The communications protocol is described, as well as the commands that control the INTELLIGENT TERMINAL.

CHAPTER 2

This contains the hardware description for the INTELLIGENT TERMINAL and all the Periphery attached to it.

CHAPTER 3

This is the complete Assembler listing for the INTELLIGENT TERMINAL.

CHAPTER 4

This contains the schematic diagrams and component layout for the INTELLIGENT TERMINAL.

CHAPTER 5

This is the parts list for the INTELLIGENT TERMINAL.

CHAPTER 6

This is the bibliography for the complete project.

Since full production of the terminal started during the latter quarter of 1990, more than 1000 units have been installed at the various Post Offices country wide, as well as installations at major customer sites. The International market was also penetrated with the export of a number of terminals to Europe.

This must surely be an indication of the degree of professionalism in the design as well as marketing sections of Ankerdata.

Due to the constant undertaking of research programs, Ankerdata is kept at the forefront of technology, ensuring the local Point of Sale market can compete within world markets.



Figure 0-4. POS Terminals and Back Office Computer

INTELLIGENT POINT OF SALE TERMINAL



CHAPTER 1

1. COMMUNICATIONS INTRODUCTION



Figure 1-1. INTELLIGENT TERMINAL-Back Office Computer This specification describes the protocol used on the Peripheral Network (PNET), which is the internal communications bus of each terminal.

CHAPTER 1

Each terminal could consist of the following devices: INTELLIGENT TERMINAL SW1 Printer 2 X 16, 3 X 16, 2 X 20 Vacuum Fluorescent Displays Handscanner and Desktop Scanner Pin Pad 2 X Cash Drawers

Bi-Directional Magnetic Card Reader

The communications between the HOST and the various devices should be seen as two independent layers. The lower layer is the protocol layer, which takes care of the integrity of the data during data transfers. The upper layer is the command layer, which is used to control the various operations on the INTELLIGENT TERMINAL.

2. TRANSMISSION SPECIFICATION

1. Communication System	Half Duplex
2. Transmission Rate	19.2 KBaud
3. Connection Control System	Poll/Select
4. Response Method	ACK and NAK
5. Error Control System	BCC Check: LRC Method
	Illegal Response
	Address Check
6. Transmission Code	ASCII
7. Transmission Mode	Transparent Mode
8. Transmission Bit Order	LSB First
9. Bit Configuration	DATA: 8
	START: 1
	STOP: 1 .
	PARITY: NONE
10. Electrical Connection	RS 485

Table 1-1. Transmission Specification

CHAPTER 1

PAGE 4

3. TRANSMISSION CONTROL CODES

•

SYMBOL	ASCII CODE	FUNCTION
DLE	10H	Data link escape code which becomes significant in combination with the following character.
ENQ	05Н	Used for requesting line control (data link establish phase) or requesting response (text transfer phase).
EOT	04H	End of transmission character which makes all the stations on the line enter the control state.
ACK	06Н	Acknowledge character.

CHAPTER 1

SOFTWARE DESCRIPTION

SYMBOL	ASCII CODE	FUNCTION			
NAK	15H	Negative acknowledge character which is used when the preceding block is not received correctly.			
DLE.STX	10H-02H	Indicates the start of text or block, in transparent mode.			
DLE.ETX	10H-03H	Indicates the end of text in transparent mode.			

Table 1-2. Transmission Control Codes

4. TRANSMISSION FORMAT

Text is transmitted according to the following format.

DLE	STX	TEXT	DLE	ETX	LRC
L	t <u> </u>				

- Text length is 50 characters maximum. (This is due to the internal receive buffer of the INTELLIGENT TERMINAL).
- 2. The following processing is performed for specific characters appearing in **TEXT** transmission.

(a)

The first **DLE** code in the **DLE.DLE** sequence in the received text is deleted from the text and not included in the count of the text length.

(b)

When a **DLE** is detected in the transmitted text, it is sent as a **DLE.DLE** sequence. But the first **DLE** is not included in the count of the text length.

(C)

The purpose of the **DLE.DLE** sequence is to indicate that the **DLE** is not a protocol control code, but is part of the data in the TEXT field.

CHAPTER 1

PAGE 7

3. BCC (Block Check Character) uses LRC and is represented by one byte. (Refer to section 6 "Error Control").

4.1 TEXT FORMAT

Text is composed of the header field and data field.

HEADER			DATA		 	
	TEXT	(50	bytes	max) —	 	

The header field is composed of the control codes:

BINARY DE	EVICE N	UMBER	1/0	I/0	DESIGNATOR
	—— н	EADER	(3 byte	es)	

Binary Device Number: (1 Byte)

The device number refers to the physical device on the differential communications line. This could be an INTELLIGENT TERMINAL or an INTELLIGENT PRINTER. It is possible to have up to 16 devices on the line, numbered from 1 to 16.

I/0: (1 Byte)

As the INTELLIGENT TERMINAL is mainly an INPUT / OUTPUT device, all messages for output devices, such
SOFTWARE DESCRIPTION

as the LCD, LED's, drawer solenoids will be preceded by an 'O'. Therefore messages which are generally sent from the HOST to the INTELLIGENT TERMINAL will be preceded by an 'O'.

All input devices on the INTELLIGENT TERMINAL, such as the lock, keyboard, scanners will be preceded by an 'I'. Therefore messages which are sent from the INTELLIGENT TERMINAL to the HOST will be preceded by an 'I', to indicate that an input device has just been read.

I/O DESIGNATOR: (1 Byte)

This refers to a specific I/O device on the INTELLIGENT TERMINAL.

- eg: 'L' lock
 - 'K' keyboard
 - 'R' drawers

DATA FIELD

This will be the data which is either to be sent to the INTELLIGENT TERMINAL or data which is received from the INTELLIGENT TERMINAL.

5. TRANSMISSION CONTROL PROCEDURES

The following are the five types of states in the transmission control procedures.

- (1) Connection Phase
- (2) Data Link Establish Phase
- (3) Text Transfer Phase
- (4) Data Link End Phase
- (5) Disconnection Phase

5.1 CONNECTION PHASE (NO PROCESSING)

Transits to the data link establish phase.

5.2 DATA LINK ESTABLISH PHASE

A data link is established through transmission of the calling sequence.

5.2.1 DATA LINK ESTABLISH PHASE AT HOST

5.2.1.1 SELECTING (HOST HAS DATA TO SEND TO TERMINAL)

(1) Format

EOT AD1 AD2 SEL E	NQ
-------------------	----

AD1, AD2:

Represents the destination address in unpacked ASCII format .(Example terminal number 01H = ASCII 30H 31H)

SEL:

71H = 'q'

 Response Processing for Selecting Sequence at the HOST.
 The following processing is performed for the response received in reply to the selecting sequence.

(a) Reception of ACK

A data link is established and processing transits to the transfer phase described in Section 5.3 (b) Reception of NAK

No data link is established and processing transits to the selecting sequence for the next terminal.

(c) Reception of Invalid Response
 Response is ignored and processing maintains the response wait state.

5.2.1.2 POLLING (HOST REQUESTS TERMINAL FOR AVAILABLE DATA)

(1) Format

EOT	AD1	AD2	POL	ENQ

AD1, AD2:

Represents the destination address in unpacked ASCII format. (Example terminal number 01H = ASCII 30H 31H)

POL:

70H = 'p'

CHAPTER 1

(2) Response Processing for Polling Sequence at the HOST.

The following processing is performed according to the response received in reply to the polling sequence.

(a) Reception of Text

A data link is established and processing transits to the text transfer phase described in Section 5.3

(b) Reception of EOT

No data link is established and processing transits to the polling sequence for the next station.

(c) Reception of Invalid Response
 Response is ignored and processing maintains the response wait state.

5.2.2 DATA LINK ESTABLISH PHASE AT TERMINAL

The following processing is performed according to the response received while waiting for the polling sequence from the HOST.

.

- (1) Reception of Selecting Sequence
 - (a) Transmission of ACK
 When a request to receive is issued and the receive buffer is empty.
 - (b) Transmission of NAKWhen no request to receive is issued or the receive buffer is full.
 - (c) No ResponseWhen transmission is impossible or the addresses do not match.
- (2) Reception of Polling Sequence
 - (a) Transition to Text Transfer PhaseWhen a valid polling sequence is received.
 - (b) Transmission of EOTWhen a valid polling sequence is received but no data is available.
 - (c) No Response

When transmission is impossible or the addresses do not match.

CHAPTER 1

(3) Reception of EOT

Maintains the polling sequence receive state

5.3 TEXT TRANSFER PHASE

When a data link is established according to the polling sequence, both source and destination stations enter the text transfer phase. Text is transferred in this phase.

5.3.1 TEXT TRANSFER PHASE AT THE HOST. (HOST TO TERMINAL)

- (1) Processing for Response at Source Station
 - (a) Reception of Positive Acknowledge
 For positive acknowledge, an ACK is returned to acknowledge receipt of the data string.
 After an acknowledge in response to text an EOT is sent, the data link will be released and the request to send will terminate normally.

(b) Reception of NAK When the retry counter (L) is L times or less, text is resent. In the case of L+1 times, an EOT is sent and the data link is released. The request to send terminates abnormally. (refer to

pg 22, RETRY COUNTER)

- (c) Reception of Invalid ResponseAny response other than the above is ignored and the response wait state is maintained.
- (2) Response Transmission Processing at Destination Station
 - (a) Reception of Normal TextSends acknowledge ACK.
 - (b) Reception of ENQ Immediately re-sends the same text as the preceding one.
 - (c) Reception of Error text Immediately sends a NAK and waits for re-transmission. Cases where text are regarded as erroneous are:
 - (1) Occurrence of BCC error.
 - (2) Reception of DLE.STX after receiving DLE.STX.

- (3) Reception of ACK after receiving DLE.STX.
- (4) Text length exceeded 50 bytes.
- (d) Reception of EOT

The data link is released, processing returns to the data link establish phase, and the request to receive terminates normally.

5.3.2 TEXT TRANSFER PHASE AT THE TERMINAL. (TERMINAL TO HOST)

- (1) Processing for response at Source Station.
 - (a) Reception of ACK

For positive acknowledge, an ACK is returned to acknowledge receipt of the data string.

After an acknowledge in response to text an EOT is sent, the data link will be released and the request to send will terminate normally. (b) Positive Acknowledge

When the retry counter (L") is L" times or less, a request ENQ is sent. In the case of L"+1 times, the data link is released and the request to send terminates abnormally. If, however, this response is received for the request ENQ send due to a reception time-out, text will be resent on condition that the retry counter (L") is L" times or less

(c) Reception of NAK

When the retry counter (L) is L times or less, text is resent. In the case of L+1 times, the data link is released and the request to send terminates abnormally

(d) Reception of invalid response

> Any response other than the above is ignored and the response wait state is maintained.

(2) Response Transmission Processing atDestination Station

See as (2) in Para. 5.3.1.

5.4 DATA LINK END PHASE

The text transfer phase terminates upon the transmission or reception of the EOT or retry count overflows. (secondary station only). The transmission control procedures phase returns to the data link establish phase and the data link is released.

5.5 DISCONNECTION PHASE

No processing.

6. ERROR CONTROL

Error control for text is done in accordance with the LRC (Longitudinal Redundancy Check) method. The exclusive OR (XOR) of the characters following DLE.STX to the ETX is represented by one byte.

DLE STX DLE.DLE DLE ETX	LRC
-------------------------	-----

The DLE for control (including the DLE preceding ETX) is excluded from the arithmetic operation of LRC.

Calculation of BCC (Block Check Character) 1 byte

Set initial value to 0, now perform the exclusive OR from DLE.STX to DLE.ETX commands to obtain the BCC. If a DLE.DLE sequence is present in the TEXT, only the 1 DLE should be included in the BCC calculation.



7. RETRY COUNTER FUNCTION

- 7.1 HOST RETRY COUNTER FUNCTION
 - (1) Text send retry count (L)
 - (2) Link establish ENQ (polling/selecting) send retry count (L')
 - (3) Response request ENQ send retry count (L")

7.2 TERMINAL RETRY COUNTER FUNCTION

- (1) Text send retry count (L)
- (2) Response request ENQ send retry count (L")

8. INTELLIGENT TERMINAL CONTROL CODES

This section deals with the actual control codes which are sent to the TERMINAL to control the various output functions, and to acquire the data from the various input devices.

The control sequence will contain the HEADER FIELD, as well as the DATA FIELD.



The 3 byte header field is composed of the following control codes:

BINARY	DEVICE	NUMBER	1/0	I/0	DESIGNATOR

X = Binary Terminal Number

Helpful information:

(a)

A byte is divided into 2 nibbles, the LEAST SIGNIFICANT NIBBLE (LSN) and the MOST SIGNIFICANT NIBBLE (MSN). The byte could also be divided into 8 bits. BIT 0 is equal to the LEAST SIGNIFICANT BIT (LSB) and BIT 7 is equal to the MOST SIGNIFICANT BIT (MSB).

SOFTWARE DESCRIPTION

	BYTE									
7	6	5	4		3	2	1	0		
MSB								LSB		
MSN]	LSN			

(b)

The following are the declarations which are used for the programming examples:

txmaster (txmsg, txtermnum, txlen)

/*	transmit	r	outi	ine for master	*/
/*	returns:	0	if	successful,	*/
		1	if	comms error,	*/
		2	if	invalid parameter	*/

char *txmsg;

```
/* pointer to message */
```

int txtermnum;

/* terminal number */

int txlen;

/* length of message to be transmitted*/

char msg[270]; /* mesage buffer */

CHAPTER 1

8.1 OUTPUT DEVICE CONTROL CODES

8.1.1 16 X LED'S

8 Byte LED Control Field:

The 8 byte LED field is further divided into a 4 byte LED ON/OFF field and a 4 byte LED FLASH field. The LSN of each byte will control 4 LED's. Each of the 8 bytes must be OR'ed with 30H before transmitting this to the TERMINAL.

	LED ON/OFF					LED FI	LASH	
LED #	1-4	5-8	9-12	13-16	1-4	5-8	9-12	13-16
BYTE #	1	2	3	4	5	6	7	8

To turn on LED number 1, BITO in BYTE #1, must be set. Similarly to turn on LED number 4, BIT3 in BYTE #1 must be set. This will switch the LED on permanently. To flash LED #1, the associated BIT in the LED FLASH field must also be set. Therefore BITO in BYTE #5 must be set which will flash LED #1.

Programming example #1:

This will flash LED #1. sprintf (msg,"OL10001000"); txmaster (msg, 1, 10);

Programming example #2: This will flash LED #1 and switch on LED #8. sprintf (msg,"OL18001000"); txmaster (msg, 1, 10); 8.1.2 TWO X LIQUID CRYSTAL DISPLAYS (LCD #1/#2)



Display options:

- (a) '0' will display message on both displays.
- (b) '1' will display message on LCD #1
- (c) '2' will display message on LCD #2
- (d) To clear the display the display transmit an empty display sting.
- (e) For space compression, place a 'HT'
 (horizontal tab = 0x09) followed by the
 number of spaces, which is OR'ed with 30H.

Programming example #1: This will display a message on LCD #1. sprintf(msg,"OD1**INTELLIGENT***POS TERMINAL"); txmaster (msg, 1, 35);

Programming example #2
This will display a message on LCD #1 and LCD #2.
sprintf(msg,"OD0**INTELLIGENT***POS TERMINAL");

CHAPTER 1

txmaster (msg, 1, 35);

Programming example #3: This will clear LCD #2. sprintf(msg,"OD2"); txmaster (msg, 1, 3);

Programming example #4: This is to illustrate how the string should be formatted for space compression. The 'HT' precedes the number of spaces to be inserted. In the following example 11 spaces had to be inserted, therefore 30H OR'ed with 11H = 41H.

sprintf(msg,"HELLO%c%cWORLD!",0x09,0x41);
txmaster (msg, 1, 3);

8.1.3 SOUND THE BUZZER

The buzzer has a fixed frequency and also a fixed duration. When the control code is sent to the TERMINAL it will therefore sound the buzzer for a fixed duration.

Х	101	ישי

CHAPTER 1

SOFTWARE DESCRIPTION

Programming example #1: This will sound the buzzer. sprintf(msg,"OB"); txmaster (msg, 1, 2);

8.1.4 OPEN CASH DRAWER #1 OR #2

x	'0'	'R'	1/2
L	L		

Drawer options:

- (a) '1' will open cash drawer #1.
- (b) '2' will open cash drawer #2.

Programming example #1: This will open cash drawer #2. txmaster ("OR2", 1, 3);

8.1.5 ENABLE OR DISABLE MAGNETIC CARD READER



Magnetic Card Reader options:

(a) '0' will disable the magnetic card reader.

(b) '1' will enable the magnetic card reader.

Programming example #1: This will enable the magnetic card reader. sprintf(msg,"OC1"); txmaster (msg, 1, 3);

Programming example #2: This will disable the magnetic card reader. sprintf(msg,"OCO"); txmaster (msg, 1, 3);

8.1.6 HOST ENQUIRY FOR LOCK, DRAWER, RECEIPT & SWITCH STATUS



The HOST will send the above message to the TERMINAL to enquire as to the status of the input devices. This will normally be executed at power-up, when the application program will need to know what key is in the lock, as well as the status of the various input devices. Please refer to the section on INPUT DEVICES to see the response message sent from the TERMINAL to the HOST.

8.1.7 TWO RS232 SERIAL PORTS

The serial port facility which is provided on the TERMINAL is meant for very basic interfacing to serial devices, such as the 2x16 display. The main purpose is to transmit a string of data or receive a string of data with a certain amount of handshaking taking place via the RTS and CTS lines. This interface is not meant for any elaborate protocols such as that required by the SW1 serial printer. It is however completely adequate for serial printers that require the data to be transmitted with a minimum of handshaking. A typical printer would be the M-290 slip printer, which buffers all the incoming data.

The TERMINAL can receive either a DATA string or a COMMAND string. The COMMAND string is used to change the bit format setting of the serial port. The default bit format of both serial ports is the following:

BAUD RATE: 9600 PARITY: none DATA BITS: 8 STOP BITS: 1

Serial port options:

- (a) '1' transmit command or data to COM1.
- (b) '2' transmit command or data to COM2.
- (c) # is the number of bytes in the 'DATA STRING' + 2 bytes for '1/2' and 'C/D'. The number of bytes has to be represented in binary notation. eg DATA string = 20 bytes + 2 bytes, therefore

DATA string = 20 bytes + 2 bytes, therefore # = 16H. (16H = 22 decimal)

- (d) 'D' will inform the TERMINAL that the string is a
 DATA string and should be processed appropriately.
 This is used to transmit data to COM1 or COM2.
- (e) 'C' will inform the TERMINAL that the string is a COMMAND string and should be processed appropriately. This is used to change the bit format of COM1 or COM2

The COMMAND string has to be in the following format in order to change the bit format for COM1 or COM2.

Γ	Г <u> </u>			r				
101	'S'	1/2	#	C/D	В	D	S	P

COMMAND string options:

- (a) B is the baud rate, which have to be represented in binary notation. The baud rate options are the following: B = 48H => 4800 Baud B = 96H => 9600 Baud B = 19H => 19.2 KBaud B = 38H => 38.4 KBaud
- (b) D is the number of data bits, which have to be represented in binary notation. The number of data bit options are the following:

 $D = 07H \Rightarrow 7$ data bits. $D = 08H \Rightarrow 8$ data bits.

(c) S is the number of stop bits which have to be represented in binary notation. The number of stop bit options are the following:

> $S = 01H \Rightarrow 1$ stop bit. $S = 02H \Rightarrow 2$ stop bits.

```
(d) P specifies whether parity will be ODD,
EVEN or NO parity. The parity options are as
follows:
        P = 'N' => no parity.
        P = 'O' => odd parity.
        P = 'E' => even parity.
```

```
Programming example #1:
The following command will change the bit format to suit
the M290 slip printer on COM1.
sprintf(msg,"OS1%cC%c%cE",6,0x96,0x07,0x01);
/* 9600, 7, 1, E */
· txmaster (msg, 1, 9);
Programming example #2:
```

The following data string will be transmitted via COM1 to the M290 slip printer. sprintf(msg,"OS1%cDTX FROM HOST TO TERM, TO COM1%c%c%c ",34,0x0d,0x0a,0x11); /* last 3 bytes = CR, LF pinch roller up */

txmaster (msg, 1, 37);

Programming example #3: The following data string will be transmitted via COM2 to the 2 x 16 character display. sprintf(msg,"OS2%cD%cOREMOVE SLIP FROMFLAT_BED
PRINTER2%c",38,0x02,0x03);
/* 0x02=STX, 0x03=ETX required by the 2x16 display */
txmaster (msg, 1, 41);

This concludes the commands that can be transmitted from the HOST to the TERMINAL.

8.2 INPUT DEVICE CONTROL CODES

8.2.1 4 BIT CONTROL LOCK

The following is a list of some of the binary values for some of the keys:

N key = 06H M key = 07H L key = 08H K key = 09H A key = 0EH

8.2.2 MAGNETIC CARD READER

If the card is read successfully an 01H will be returned followed by 37 bytes of card data. If an error is detected when the card was read, FFH will be returned without the 37 bytes of card data.

CHAPTER 1

Magnetic card reader options:

- (a) 01H signifies that the card was read successfully.
- (b) FFH signifies that an error occurred when the card was read and that no card data will be returned.

8.2.3 DRAWER STATUS



Drawer status options:

- (a) '1' specifies drawer #1.
- (b) '2' specifies drawer #2.
- (c) 00H specifies that the drawer is closed.
- (d) 01H specifies that the drawer is open.

SOFTWARE DESCRIPTION

8.2.4 RECEIPT STATUS

Receipt status options:

- (a) 00H specifies that the receipt switch is closed.
- (b) 01H specifies that the receipt switch is open.

8.2.5 KEYBOARD OR SCANNER DATA

When entering data from the keyboard or from the scanners, the sequence in which the data was entered must be maintained. This is the reason that the keyboard data and scanner data were placed in the same buffer. The TERMINAL can buffer 25 key depressions or 2 scanned item numbers.

KEYBOARD ENTRY FORMAT

SOFTWARE DESCRIPTION

01	02	03	04	05
10	11	12	13	14
19	20	21	22	23
28	29	30	31	32
37	38	39	40	41
46	47	48	49	50
55	56	57	58	59
64	65	66	67	68

The key value will be the binary representation of the position of the key on the keyboard.

	Fable	1-3.	Keyboard	Matrix
--	--------------	------	----------	--------

SCANNER ENTRY FORMAT

Scanner data is identified by FFH. # is the number of bytes in its binary representation of the number of bytes read from the scanned label A total of 14 bytes is therefore read from the label. The first byte is normally the EAN LABEL ID, and is normally 06H. This is followed by a 13 byte number

8.2.6 RESPONSE TO HOST ENQUIRY

The above string is the response which the TERMINAL will return when an ENQUIRY is sent from the HOST.

Enquiry options:

- (a) 'R' #1 is the status of drawer number 1, and this could be 00H = closed, or 01H = open.
- (b) 'R' #2 is the status of drawer number 2, and this could be 00H = closed, or 01H = open.
- (c) 'P' is the receipt switch status, and this could be 00H = closed, or 01H = open.
- (d) 'L' is the binary representation of the lock status.

8.2.7 TWO X RS232 SERIAL PORTS

The incoming serial data is treated on a byte basis, and

SOFTWARE DESCRIPTION

the TERMINAL does not distinguish between the start of a message and the end of a message, but treats each byte as a received character. This is then transmitted to the HOST computer. The application programmer should therefore ensure that complete messages are received, as the TERMINAL might transmit the message in sections.

Serial port options:

- (a) '1' received data on COM1.
- (b) '2' received data on COM2.
- (c) # is the number of bytes in the 'RX STRING'. The number of bytes is represented in binary notation.

```
9. PROGRAMMING EXAMPLE
/* program to test intelligent terminal 05-90 */
#include <stdio.h>
#include <defn.h>
long msg_count;
char lock[20] = \{
   יי, י<u>א</u>י, יאי, יי
};
main()
{
   extern long msg_count;
   int i, c, numch;
   char msg[270];
  msg count = 0;
  scr printf("(1)DRAW1 (2)DRAW2 (3)BUZZ (4)LCD
       (5) CRD ON (6) CRD_OFFn^{"};
  scr printf("(7)LED 8 (8)LED 1 (9)COM1 (0)COM2
       (A) INIT COM1(96,7,E,1) \n");
   if (!initmcomm (1)) {
```

```
scr clear();
        scr printf ("COMMS CHANNEL ERROR");
        exit(1);
    ł
    while (TRUE) {
       intkbd(); /* read rx data from intelligent kyb */
       if (scr poll() != -1) {
            switch (toupper(scr getc())) {
                case 0x1b:
                            scr_clear();
                            exit(0); /* ESC */
                case '1': txmaster ("OR1", 1, 3);
                           break;
                case '2': txmaster ("OR2", 1, 3);
                           break;
                case '3': sprintf(msg,"OB");
                            txmaster (msg, 1, 2);
                            break;
                case '4': sprintf(msg,"OD1**INTELLIGENT***POS
   TERMINAL");
                            txmaster (msg, 1, 35);
                           msg_count = 0;
                           PAGE 42
CHAPTER 1
```

break;

- case '5': sprintf(msg,"OC1");
 txmaster (msg, 1, 3);
 break;
- case '6': sprintf(msg,"OCO");
 txmaster (msg, 1, 3);
 break;
- case '7': sprintf(msg,"OL10001000");
 txmaster (msg, 1, 10);
 break;
- case '8': sprintf(msg,"OL18001000");
 txmaster (msg, 1, 10);
 break;

case '9':

sprintf(msg,"OS1%cDTX FROM HOST TO TERM, TO

COM1%c%c%c",34,0x0d,0x0a,0x11);

txmaster (msg, 1, 37);

sprintf(msg,"OS2%cD%cOREMOVE SLIP FROMFLAT_BED
PRINTER2%c",38,0x02,0x03);

txmaster (msg, 1, 41); break;

- .

```
case '0':
sprintf(msg,"OS2%cD%c0 TX FROM HOST TO TERM, TO
COM2%c",37,0x02,0x03);
txmaster (msg, 1, 40);
break;
```

case 'A':

}

}

}

}

sprintf(msg,"OS1%cC%c%cE",6,0x96,0x07,0x01);

```
/* 9600, 7, 1, E M290 slip printer */
```

txmaster (msg, 1, 9);

break;
SOFTWARE DESCRIPTION

```
intkbd() /* check intelligent keyboard. return -1 if no key,
else raw value */
```

ł

-

```
int i, c, numch;
unsigned char mod[270];
char msg[100];
```

```
c = rxmaster (mod, 1, &numch);
```

```
if (c == 0) {
    scr_curs (12,0);
    scr_puts ("
    scr_curs (12,0);
```

switch (mod[1]) {

```
");
```

```
sprintf(msg,"OB");
        txmaster (msg, 1, 2);
    }
    break;
case 'P':
    printf ("RECEIPT ");
    if (mod[2] == 0x0)
       printf ("OFF");
    else if (mod[2] == 0x01)
        printf ("ON");
    break;
case 'R':
    printf ("DRAW #%c ",mod[2]);
    if (mod[3] == 0x0)
        printf ("CLOSED");
    else if (mod[3] == 0x01)
        printf ("OPEN");
    break;
case 'L':
    i = mod[2] >> 4;
    printf ("LOCK %c",lock[i]);
```

break;

SOFTWARE DESCRIPTION

```
case 'K':
    if (mod[2] == 0xff){
        printf ("SCANNER DATA ");
        for (i = 5; i \le mod[3]+3; i++)
            printf ("%c", mod[i]);
    }
    else (printf ("KEY# %d", mod[2]));
    break;
case 'S':
    printf ("COM%c ", mod[2]);
    for (i = 4; i \le mod[3]+3; i++)
        printf ("%c", mod[i]);
    break;
default:
    printf ("UNKNOWN RX STRING %s",mod);
    break;
```

```
return (-1);
```

· }

}

}

INTELLIGENT POINT OF SALE TERMINAL



CHAPTER 2

1. SYSTEM DESCRIPTION

1.1 SYSTEM OVERVIEW



Figure 2-1. System Configuration

The system had to have the capability of communicating to a maximum of 255 terminals. Each terminal had to be individually addressable. The HOST computer, which would be situated in the back office, would have total control of the communications line. The protocol is based on the Bourroughs 7 bit ASCII protocol, which has a POLL - ACKNOWLEDGE structure. Each terminal has a

unique terminal number which prevents conflict on the communications bus, which might be caused by two terminals simultaneously transmitting data onto the bus.

The HOST will "POLL" a terminal, if it has any data available, the data will be transmitted to the HOST. If the HOST has any data for the terminal, the HOST will "SELECT" a particular terminal and the data will be transmitted to the terminal. A differential communications bus, utilising the RS485 electrical standard is used to inter-connect the terminals to the HOST. This produces a multi-drop connection, enabling a terminal to be easily introduce, or removed from the bus.

This external communications bus is called ANET, and has a data transfer rate of 38.4 KBuad. The communications bus is used to transmit the latest item data at "store open" to the terminals, and to consolidate the totals from the various terminals at "store close". The HOST can now generate all the necessary reports, and the consolidated data can now be transmitted to a remote mainframe via a modem.

1.2 TERMINAL OVERVIEW

Each terminal consists of the following hardware devices, which can be seen graphically by referring to Figure 2-2:

SW1 receipt/journal printer

CHAPTER 2

Bi-directional magnetic card reader

2 X 16, 3 X 16 and/or 2 x 20 Vacuum Fluorescent Displays

2 X 16 Liquid Crystal Displays

2 x Cash Drawers

Handscanner and/or desktop scanner

INTELLIGENT TERMINAL, which forms the remainder of this hardware description





1.3 DETAILED TERMINAL DESCRIPTION

1.3.1 PROCESSING SECTION



Figure 2-3. Detailed Terminal Description

Each terminal requires a main processing section which will control the various Input / Output devices, communications to the HOST and execute the required application program. This is achieved by using a standard XT motherboard in addition to two proprietary Ankerdata cards.

The power failure detection circuitry is situated in the power supply section. This card monitors the 220 VAC and +5V lines. If the mains drops below 180 VAC, or the +5V exceeds a certain predefined window, a Power Failure Interrupt is generated, and

the CPU will save the current variables to the battery backed CMOS. This ensures that all totals and current sale status is maintained when power is returned to the terminal. This feature is vital for the operation of the terminal.

The Ankerdata DMA card, is an 8 bit expansion card which plugs directly into any of the XT expansion slots. The card consists of the following:

64K Bytes battery backed CMOS Static RAM Dual Channel Communications (RS232/RS485) Real Time Clock Programmable Peripheral Interface (PPI) Selectable Terminal Address 4 Status LED's

One communications port is used for communicating to the HOST, which would be situated in the back office. This communications bus is called ANET. The second communications port is used for the internal operation of the terminal, and is called the Peripheral Network (PNET). This bus enables the various intelligent devices to communicate to the terminal.

1.3.2 COMMUNICATIONS SECTION

The communications bus, ANET, which was previously described was extended one level down, to be incorporated into the internal

CHAPTER 2

operation of the terminal. This bus was called the Peripheral Network, or PNET, which has a data transfer rate of 19.2 KBaud. The protocol is a modified version of the Bourroughs 7 bit ASCII protocol. The main difference is that a more efficient binary format is used on PNET, but the basic POLL - ACKNOWLEDGE structure is still maintained. A more detailed description can be found in the "SOFTWARE DESCRIPTION" section.

1.3.3 DEVICE SECTION

The long term project goal was to design a completely modular system. The greatest advantage of a modular system is the ability to interchange the various modules, thus allowing a customer to "mix 'n match" to their requirements. The devices should be transparent to the terminal, which means that the application software does not have to change to accommodate every system configuration. Another advantage is that a new cabinet does not have to be designed to accommodate a new device, which is the case in an integrated system.

This meant that a distributed processing network had to be implemented, incorporating a certain amount of intelligence in each device. The great advantage of using a distributed processing network, is that the main processor is not bogged down with menial input / output tasks, and therefore has more time available for higher level processing. The XT motherboard, in

CHAPTER 2

conjunction with the Ankerdata DMA card is therefore the HOST for all the Peripheral Devices. An important point to remember is that there are now two HOSTS controlling a single terminal / back office computer configuration. The main HOST controls ANET, which connects all the terminals to the back office. The secondary HOST controls PNET which is internal to the terminal, and connects all the devices to the terminal.

The vacuum fluorescent displays are controlled via an 8751. The INTELLIGENT TERMINAL and the protocol converter are controlled via an 8032.

The main advantage of the protocol converter is that any standard device can be used. The SW1 is an "off the shelf" printer with a standard RS232 interface. The converter intercepts the data from the differential bus, PNET, and then transmits the data via the protocol converters RS232 port to the printer. The same converter is used to connect an electronic checkout scale, thermal printer, kitchen printer and cheque reader to the system. Due to such a great deal of flexibility, any device with a standard RS232 serial port can be introduced into the system by merely changing the application program of the protocol converter.

2. INTELLIGENT TERMINAL SPECIFICATIONS



128 KEY KEYBOARD BI - DIRECTIONAL MAGNETIC CARD READER 16 STATUS LED'S 4 BIT CONTROL LOCK 2 STANDARD (RS232) SERIAL COMMUNICATION PORTS HANDSCANNER INTERFACE DESKTOP SCANNER INTERFACE BUZZER 2 CASH DRAWERS 2 LCD'S RS485 COMMUNICATIONS PORT SELECTABLE DEVICE ADDRESS

SCH28.DP

Figure 2-4. INTELLIGENT TERMINAL Specifications

The INTELLIGENT TERMINAL had to have the capability of interfacing to the following devices:

128 Key keyboard

Two, 2 line by 16 character Liquid Crystal Displays with LED backlighting

4 Bit control lock

Optically Coupled Serial Interface (OCIA) for a desktop scanner

Optically Coupled Serial Interface (OCIA) for a handscanner

Two standard serial ports (RS232)

One bi-directional magnetic card reader interface

16 Status LED's

Selectable terminal address

Two cash drawer interfaces

Buzzer

Receipt status switch

Communications via a multidrop type system (RS485), or a point to point system (RS232). This meant that a number of the INTELLIGENT TERMINALS could be connected to a single HOST, or that other devices could share the same communications bus.

3. MICROCONTROLLER DESCRIPTION

3.1 DATA AND PROGRAM MEMORY ORGANISATION



Figure 2-5. Memory Organisation

All MCS-51 devices have separate address spaces for Program and Data Memory, as shown in Figure 2-5. The logical separation of Program and Data Memory allows the Data Memory to be accessed by 8-bit addresses, which can be more quickly stored and manipulated by an 8-bit CPU.

A major limitation of the 8051, is the limited amount of internal data memory. The problem is magnified by the rather limited number of instructions available for external data memory accesses. Due to this limitation all single byte variables are placed in the internal data memory section, and all the buffers, such as the display buffer, is placed in external data memory.

The lower 128 bytes of internal data memory can be directly accessed, but the upper 128 bytes has to be indirectly accessed. The upper 128 bytes are insufficient for the INTELLIGENT TERMINAL requirements, and all the buffers larger than 3 bytes are placed in external data memory. The problem of external data memory accesses arises typically when data has to be read from external data memory, then written to external data memory. This implies that the Data Pointer (DPTR), which is the only 16 bit register available, has to be saved each time during the read, write routine. This makes the routine very stack intensive.

The problem is greatly compounded when accessing the I/O devices, which are all memory mapped, and then accessing the external data memory, where the various buffers are maintained. There is however a simple method of addressing the first 256 bytes of external memory, using an 8 bit register, either R0 or R1. To utilise this method, one has to ensure that PORT 2, which forms the high order address bus is set to zero, and that the required low order address is set via R0 or R1. The "RD and "WR signals are used to address the external data memory.

Program Memory can only be read, not written to. There can be up to 64K bytes of program memory. The read strobe for external Program Memory is the "PSEN (Program Store Enable). The External Access Enable ("EA) pin is strapped to Vss, so that all program fetches are directed to external ROM. The ROMless parts must have this pin externally strapped to Vss to enable them to execute properly.

Data Memory occupies a separate address space from Program Memory. Up to 64K bytes of external RAM can be addressed in external Data Memory space. The CPU generates read and write signals, ~RD and ~WR, as needed during external Data Memory accesses.





3.2 INTERNAL DATA MEMORY ORGANISATION

The lowest 32 bytes are grouped into 4 banks of 8 registers. After a reset the stack pointer is initialized to point above the first register bank. This is changed via the initialization code to point above the second register bank. The two register banks are maintained due to the ease with which the banks can be switched. A particular bank is selected by two bits in the Program Status Word (PSW). The register banks are extremely useful when used in conjunction with interrupt routines. Instead of saving all the registers, a simple bank switch instruction can be used.

The next 16 bytes above the register banks form a block of bitaddressable memory space. The 128 bits in this area can be directly addressed by specific bit instructions. These instructions are extremely useful, as there is direct control over a hardware (port pin) or software (flag) bit. It is not necessary first to mask a particular bit, then to perform a test on the bit, as the instructions are geared specifically for bit manipulation. A total of 28 bits is defined, which are mainly used for flags. As mentioned earlier, the stack pointer is initialized to OFH. When the stack is used, the pointer is firstly incremented, which implies that the stack starts at 10H, and then grows upwards. A total of 60 bytes has been allocated to the stack. The remainder of internal memory is allocated to single byte variables such as counters.

CHAPTER 2



Figure 2-7. Internal RAM Usage

4. DESIGN IMPLEMENTATION

4.1 PROCESSING SECTION



Figure 2-8. Single Board Computer

It was decided to use the 12MHz version of the 8032 microcontroller, because of the following features:

ROMless 256 Bytes Internal RAM 4 I/O Ports Three 16-bit timers UART 8 Interrupt sources / 6 Interrupt vectors

From the specification it is quite obvious that the controller would be quite busy communicating with all the devices. It was also vitally important that there be a minimal delay from the time that an event, such as the start of a keystroke, till the time that the HOST processed the keystroke. Due to this fact, as well as not knowing whether the controller would cope with the work load, the processing section was sandwiched to the rest of the I/O circuitry. This meant that if the capacity of the controller was reached it would just mean plugging on a more powerful processing sub-section.

All the code was written in assembler, using Intel's ASM51 and RL51. After the first prototype was built, it was found that the controller was more than adequate, and coped with the tasks it was allotted.

It was decided to keep the Program Memory and Data Memory apart, which meant that a maximum of 64K bytes of Program and Data Memory space was available. The requirements of the INTELLIGENT TERMINAL meant that an 8K bytes Program space would be sufficient, however allowance was made for a 16K bytes EPROM just as a precaution. A 32K byte static RAM was used for the Data space, where the remaining upper 32K bytes of Data space would be allocated to I/O. This meant that the I/O would be Memory Mapped.

As the 8032 has a multiplexed bus, it was necessary to

CHAPTER 2

demultiplex the bus. For this purpose the '373 is included. Port 0 of the 8032 emits the lower eight address lines, as well as the eight data lines. During an external memory access the lower address is first put out, and latched to the outputs of the '373 with the Address Latch Enable (ALE) signal. On the next cycle the data is placed on the data bus. Port 2 emits the upper eight address lines, thus forming a 16 bit address.

4.2 COMMUNICATIONS INTERFACE SECTION

As mentioned in the specification the terminal had to be capable of a multidrop type communications system. It was decided to use the RS485 standard. The DS3695 line driver is the ideal chip for this purpose. The Output Enable (OE) of the chip is driven from a port pin. A problem however became apparent during power-up of the controller. During the period that the controller is reset, the port pins are all high, this meant that the output would be enabled and that there was a possibility of contention on the communications line. It was therefore necessary to include an inverter, in the form of a VN10KM FET, between the port pin and the DS3695.

It was also necessary to include the standard RS232 line drivers, in the event that the terminal had to be connected to the serial port of a standard Personal Computer (PC). The MAX232 essentially replaced two chips, namely DS1488 and DS1489 line drivers. The

CHAPTER 2

beauty of the MAX232 is that it also operates off a +5V supply. The RS232 standard specifies that the signal swings between +12V and -12V, this meant that a +12V and -12V supply has to be generated. The MAX232 takes care of this with its internal charge pump. JP1 selects between RS232 and RS485.



Figure 2-9. Communication Interfaces

4.3 PORT PIN ASSIGNMENT

PORT	DESCRIPTION
PO	LOWER ADDRESS BUS AND DATA BUS
Pl	GENERAL PURPOSE I/O

PORT	DESCRIPTION .
P1.0	SCANNER DATA
P1.1	SCANNER CLOCK
P1.2	SCANNER RESET
P1.3	DRAWER #1 OPEN
P1.4	DRAWER #1 OPEN / CLOSE SENSE
P1.5	DRAWER #2 OPEN
P1.6	DRAWER #2 OPEN / CLOSE SENSE
P1.7	RECEIPT SWITCH SENSE
P2	UPPER ADDRESS BUS
P3	SPECIFIC AND GENERAL PURPOSE
P3.0	RX DATA
P3.1	TX DATA

CHAPTER 2

.

_ _ _ _

PORT	DESCRIPTION
P3.2	IRQ OF KEYBOARD CONTROLLER
P3.3	CARD DATA
P3.4	CARD CLOCK
P3.5	ENABLE FOR DS3695
P3.6	~wr
P3.7	FRD

Table 2-1. Port Pin Assignment

5. INPUT / OUTPUT DECODE CIRCUITRY



Figure 2-10. Equivalent CCT for 20L10 PAL

The Upper 32K bytes of Data Memory has been allocated to I/O devices. This meant that 32K bytes was available for Memory Mapped I/O. The 32K byte block is further decode into eight, 4K byte blocks. This means that each device has a 4K block of address space assigned to it. Address line A15 is used to select the decoder, '138. Address lines A14, A13, A12 are used to select 1 of the eight possible devices.

As can be seen from Figure 2-10, the "RD and "WR lines are logically AND'ed, which means that if either one of these lines are active, the output will be active 'L'. This signal is used to ensure that a device will only be selected upon the generation

of a valid "RD or "WR.

-Chip Select 0 (-CSO) is generated at address 8000H and is used to select Liquid Crystal Display #1 (LCD #1). The "RD / "WR signal is further OR'ed with "CSO to ensure that LCD #1 is only selected during a valid RD/WR as well as "CSO being valid. Both the "RD / "WR signal and "CSO has to be active 'L' before the display is selected via "LCD1_CS. The same applies for "LCD2_CS and for "KYB_CS. All these devices can be read as well as written, therefore the need for the "RD and "WR signals.

The LED's and the buzzer are only written to, therefore the ~WR signal is logically OR'ed with their respective chip selects to ensure that these devices are only selected during a valid write and when their respective chip selects are valid.

The 82530 communications chip does not have a reset pin available on the device, due to this a special function has to be implemented on the "RD and "WR pins of the 82530. To ensure a valid reset during power-up, the "RD and "WR pins have to be held low, this is the only way to ensure a valid hardware reset. The chip can also be reset via software. The "RD and "WR signals for the 82530 communications chip are therefore logically AND'ed with the reset signal. This forces the "82530_RD and "82530_WR signals both 'L' at power-up, thus ensuring a valid hardware reset. The "82530_CS is generated at address OF000H and is logically OR'ed with the "RD / "WR signals.

CHAPTER 2



Figure 2-11. I/O Decoder 20L10

It was decided to use a 20L10 PAL to replace the 4 chips that would have been used to do the decoding. A great deal a space was also saved by utilising the PAL. Figure 2-11 shows the PAL and the various chip selects.

6. ADDRESS MAP AND I/O MAP



Figure 2-12. 20L10 PAL

6.1 MEMORY I/O EQUATES

LCD1_CMD_WR	EQU	H0008	;INSTRUCTION WRITE
LCD1_STAT	EQU	8001H	;READ LCD STATUS BIT, D7
LCD1_DAT_WR	EQU	8002H	;DATA BUFFER WRITE
LCD1_DAT_RD	EQU	8003H	;DATA BUFFER READ
LCD2_CMD_WR	EQU	9000H	;INSTRUCTION WRITE
LCD2_STAT	EQU	9001H	;READ LCD STATUS BIT, D7
LCD2_DAT_WR	EQU	9002H	;DATA BUFFER WRITE
LCD2_DAT_RD	EQU	9003H	;DATA BUFFER READ
LOCK_JMP	EQU	0A000H	;LOCK AND JUMPERS
CHADTED 2		נק	AGE 25
OTHERE THREE &			

KYB_DAT	EQU	0B000H	
KYB_CMD	EQU	0B001H	
LED_1	EQU	0C000H	
LED_2	EQU	ODOOOH	
BUZZER	EQU	0E000H	
COMSCB	EQU	OFOOOH	;COMMS STATUS/CONTROL REG. CH B
COMDATB	EQU	0F001H	;DATA REG. CH B
COMSCA	EQU	0F002H	;COMMS STATUS/CONTROL REG. CH A
COMDATA	EQU	0F003H	;DATA REG. CH A

Table 2-2. Memory I/O Equates

6.2 MEMORY MAP

ADDRESS	CONTROL	DESCRIPTION
0F003H	~82530_CS	DATA REG. FOR CH A
0F002H	⁻ 82530_CS	COMMAND REG. FOR CH A
0F001H	~82530_CS	DATA REG. CH B

ADDRESS	CONTROL	DESCRIPTION
0F000H	~82530_CS	COMMAND REG. CH B
0E000H	⁻ BUZZ_CS	BUZZER
ODOOOH	⁻ LED2_CS	SECOND BANK OF LED'S
0С000Н	~LED1_CS	FIRST BANK OF LED's
0В000Н	~KYB_CS	8279 DATA REGISTER
0B001H	~KYB_CS	8279 COMMAND REGISTER
одооон	⁻ LOCK_CS	CONTROL LOCK
9003H	-LCD2_CS	READ LCD DATA BUFFER
9002H	~LCD2_CS	WRITE LCD DATA BUFFER
9001H	LCD2_CS	LCD STATUS REGISTER
9000H	⁻ LCD2_CS	LCD INSTRUCTION REGISTER

ADDRESS	CONTROL	DESCRIPTION
8003H	⁻ LCD1_CS	READ LCD DATA BUFFER
8002H	~LCD1_CS	WRITE LCD DATA BUFFER
8001H	⁻ LCD1_CS	LCD STATUS REGISTER
8000H	⁻ LCD1_CS	LCD INSTRUCTION REGISTER
7FFFH 0000H	-A12	32K BYTES STATIC RAM 64256 SRAM
OFFH OOH		256 BYTES OF INTERNAL RAM
1FFFH 0000H	~A15	EXTERNAL ROM (8K X 8) 2764 EPROM

Table 2-3. Memory Map

7. BUZZER DESCRIPTION



Figure 2-13. Buzzer Circuit

The LM556 is a dual version of the ever popular LM555 timer. The timer can be used in three modes, Astable, Bistable and Monostable modes. The one half of the LM556 is configured in Astable or free-running mode. The frequency is set so as to generate a pleasing beep each time a key is depressed. The second half of the LM556 is used in Monostable or one-shot mode. It produces a fixed duration pulse each time it is triggered. This pulse is used to enable the first half of the LM556. There is a facility to either drive an on-board buzzer or to connect a speaker which could be off-board.



CHAPTER 2

It was decided to use the LM556 so as to reduce the processor overhead. The processor merely has to generate a "BUZZ_CS, as opposed to having to continuously toggle a port bit to generate the buzzing. The one drawback of using the above approach is that the frequency cannot be changed, which could be useful for indicating error conditions.

8. CONTROL LOCK AND TERMINAL NUMBER INTERFACE



Figure 2-14. Lock & Terminal No. Interface

The '245 is a bi-directional buffer, but in this configuration the buffer direction is fixed to read data. The inputs to the '245 are pulled up via a 10KN resistor pack. The lower nibble of the '245 is allocated to the 4 bit dip switch, which is used to set the terminal number. The upper nibble is allocated to the 4 bit control lock. Whenever a ~LOCK_CS is generated, the status of the lock and terminal number are read.

CHAPTER 2

9. LED INTERFACE



Figure 2-15. LED Interface

The '374 is an octal latch. In this configuration the output is permanently enabled. Whenever an LED_CS is generated the data present on the data bus is latched via the '374 and this is reflected on the LED's. The LED's are used as status indicators eg paper empty, offline, validation.

10. LIQUID CRYSTAL DISPLAY INTERFACE (LCD)

10.1 GENERAL DESCRIPTION

DMC series is the name given to the dot matrix LCD display modules that have recently been developed by OPTREX CORPORATION. The modules consist of high contrast-large viewing angle TN type LC panel, with a CMOS driver and controller, which have a low power consumption. The controller is equipped with an internal character generator ROM, RAM and RAM for display data. All display functions are controllable by instructions making the interfacing with the CPU easy.

Both display data RAM and character generator RAM can be read, making it possible to use any part not used for display as general data RAM.

10.2 LCD SPECIFICATIONS

1. 5 X 7 + Cursor. 5 X 8 dots or 5 X 11 dots. Dot matrix LCD

2. 4 bit or 8 bit interface with CPU is possible

3. Display data RAM 80 x 8 bit (Max 80 characters)

4. Character generator ROM Character font 5 X 7 dots 160 Character font 5 X 10 dots 32
5. Character generator RAM Program write (64 X 8 bit) Character font 5 X 7 dots Character font 5 X 10 dots

- 6. Both display data RAM and Character generator RAM can be read by the CPU
- 7. Duty ratio 1 Line Display:

1/8 duty 5 X 7 dots + Cursor, 5 X 8 dots
1/11 duty 5 X 11 dots
1/16 duty 5 X 7 dots + Cursor, 5 X 8 dots
2 Line Display:
1/16 duty 5 X 7 dots + Cursor, 5 X 8 dots
4 Line Display:

 Wide variety of operating instructions: Display clear, Cursor home, Display ON/OFF, Display character blink, Cursor shift, Display shift

1/16 duty 5 X 8 dots

- 9. Internal automatic reset circuit when supplied with power
- 10. Internal oscillating circuit
- 11. CMOS process used

10.3 CONNECTION POSITIONS



Figure 2-16. LCD Interface

PIN #	SYMBOL
1	Vss
2	Vcc
3	Vee
4	RS
5	R/W
6	Е
7	DBO
8	DB1
9	DB2
10	DB3
11	DB4
12	DB5
13	DB6
14	DB7

Table 2-4. Pin Connections

10.4 PIN DESCRIPTION

SIGNAL NAME	DESCRIPTION
DB4 - DB7	4 LINES OF HIGH ORDER DATA BUS. TRI - STATE, BI-DIRECTIONAL. TRANSFER OF DATA BETWEEN CPU AND MODULE IS PROCESSED VIA THESE LINES. ALSO DB7 CAN BE USED AS A BUSY FLAG.
DB0 - DB3	4 LINES OF LOW ORDER DATA BUS. TRI-STATE, BI-DIRECTIONAL. TRANSFER OF DATA BETWEEN CPU AND MODULE IS PROCESSED VIA THESE LINES. HOWEVER IN THE CASE OF 4 BIT OPERATION, THEY ARE NOT USED.
E	OPERATION START SIGNAL FOR DATA READ / WRITE.
R/W	SIGNAL TO SELECT READ (R) OR WRITE (W). '0' : WRITE '1' : READ

SIGNAL NAME	DESCRIPTION
RS	SIGNAL TO SELECT REGISTER. '0' : INSTRUCTION REGISTER (WRITE) '0' : BUSY FLAG; ADDRESS COUNTER (READ) '1' : DATA REGISTER (WRITE READ)
Vee	TERMINAL FOR LCD INTENSITY
Vcc	+5V
Vss	OV (GND)





Figure 2-17. LCD Block Diagram

10.5 EXPLANATION OF INTERNAL OPERATION

10,5.1 REGISTER

The Controller has 2 kinds of 8 bit registers, they are the Instruction register (IR) and the data register (DR).

IR is a register to store instruction codes like Display Clear or Cursor Shift as well as address information for display data RAM (DD RAM) or character generator RAM (CG RAM). The IR can be written from CPU but cannot be read by the CPU. DR is a register used for storing temporary data to be written into DD RAM or CG RAM, and data to be read out from DD RAM or CG RAM. Data written into DR from CPU is automatically written into DD RAM or CG RAM

by internal operation. Also DR is used to store data when reading out data from DD RAM or CG RAM. When address information is written into IR, data is read out from DD RAM or CG RAM to DR by internal operation. Data transfer to the CPU is then completed by the CPU reading the DR. After CPU reads DR, data in the DD RAM or CG RAM at the next address is sent to the DR for the next read from the CPU. Register select (RS) signals make their selection from these two registers.

RS	R/W	OPERATION
0	0	IR WRITE, INTERNAL OPERATION (DISPLAY CLEAR etc)
0	1	BUSY FLAG (DB7) AND ADDRESS COUNTER. (DB0 - DB6) READ
1	0	DR WRITE, INTERNAL OPERATION (DR > DD RAM OR CG RAM)
1	1	DR READ, INTERNAL OPERATION (DD RAM OR CG RAM)

Table 2-6. Register Selection

10.5.2 BUSY FLAG (BF)

When the Busy Flag is '1', the module is busy with an internal operation and the next instruction will not be accepted. As shown in Table 2-6, the busy flag outputs to DB7 when RS = 0, R/W = 1. The next instruction must be written after ensuring that the busy flag is '0'.

10.5.3 ADDRESS COUNTER (AC)

The address counter (AC) assigns addresses to DD RAM and CG RAM. When the instruction for address is written in IR, the address information is sent from IR to AC. The selection of either DD or CG RAM is also determined concurrently by the instruction. After writing into (reading from) DD RAM or CG RAM display data, address counter (AC) is automatically incremented by +1 (or decremented by -1). AC contents are outputted to DB0 - DB7 when $\overline{RS} = 0$ and $R/\overline{W} = 1$ as shown in Table 2-6.

10.5.4 DISPLAY DATA RAM (DD RAM)

The display data RAM stores display data represented in 8-bit character code. Its capacity is 80 X 8 bits or 80 characters. The display data RAM that is not used for display can be used as a general data RAM.

CHAPTER 2

10.5.5 CHARACTER GENERATOR ROM (CG ROM)

The character generator ROM (CG ROM) is a ROM capable of generating from an 8-bit character code, 5 X 7 dots or 5 X 10 dots of character patterns. The said ROM can generate 160 kinds of 5 X 7 dots or 32 kinds of 5 X 10 dots of character patterns. However caution is required when operating this ROM, as those character fonts of 5 X 7 dots of the module will not be displayed after the 8th row of 5 X 10 dots character pattern. Also this ROM can be modified to generate character patterns generated by the user.

10.5.6 CHARACTER GENERATOR RAM (CG RAM)

The character generator RAM is the RAM with which the user can rewrite character patterns via software. With 5 X 7 dots, 8 types of character patterns can be written. The area not used for the display can be used as general purpose data RAM.

10.6 DETAILED EXPLANATION OF INSTRUCTIONS

10.6.1 CLEAR DISPLAY

RS	R/W	ס7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	1

Arites the space code "20" (hexadecimal) into all address of DD RAM. Returns display to its original position if it was shifted. In other words the display disappears and the cursor or blink moves to the left edge of the display (the first line if 2 lines are displayed). The execution of the clear display instruction, sets entry mode to increment mode.

10.6.2 RETURN HOME

RS	R/W	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	1	x

X = don't care

Sets the DD RAM address to "0" in the address counter. Returns the display to its original position if it was shifted. DD RAM contents are not change. The cursor or the blink moves to the left edge of the display (the first line if 2 lines are displayed)

10.6.3 ENTRY MODE SET

RS	R/W	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	1	I/D	S

I/D:

Increments (I/D = 1) or decrements (ID = 0) the DD RAM CHAPTER 2 PAGE 42

1

address by 1 when a character code is written into or read from the DD RAM. The cursor or blink moves to the right when incremented by 1. The same applies to writing and reading of CG RAM.

s:

Shifts the entire display either to the right or to the left when S = 1, shift to the left when I/D = 1 and to the right when I/D = 0. Thus it looks as if the cursor stands still and only the display seems to move. The display does not shift when reading from DD RAM nor when S = 0.

10.6.4 DISPLAY ON/OFF CONTROL

RS	R/W	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	1	D	с	в

D:

The display is ON when $D \approx 1$ and OFF when D = 0. When OFF due to D = 0, display data remains in the DD RAM. It can be displayed immediately by setting D = 1.

C:

The cursor displays when C = 1 and does not display when C = 0. Even if the cursor disappears, the function of I/D etc, does not change during data write. The cursor is

displayed on the 8th line when a 5 X 7 dot character font has been selected.

B:

The character indicated by the cursor, blinks when B = 1. The blinking effect is achieved switching between all blank characters and the display characters at a 0.4 sec interval. The cursor and the blink can be set to display simultaneously.

10.6.5 CURSOR OR DISPLAY SHIFT

RS	5	R∕₩	D7	D6	D5	D4	D3	D2	D1	D0
)	0	0	0	0	1	S/C	R/L	x	X

X = don't care

Shifts cursor position or display to the right or left without writing or reading display data. This function is used to correct or search the display. In a 2-line display the cursor moves to the 2nd line when it passes the 40th digit of the 1st line. Notice that the 1st and 2nd line display will shift at the same time. When the displayed data is shifted repeatedly each line only moves horizontally, but the 2nd display line does not shift into the 1st line position. The contents of Address Counter (AC) do not change if the only action performed is shifting the display.

CHAPTER 2

s/c	R/L	
0	0	SHIFTS CURSOR POSITION LEFT (AC DEC. BY 1)
0	1	SHIFTS CURSOR POSITION RIGHT (AC INC. BY 1)
1	0	SHIFTS THE ENTIRE DISPLAY TO THE LEFT.
1	1	SHIFTS THE ENTIRE DISPLAY TO THE RIGHT

X = don't care

10.6.6 FUNCTION SET

1-LINE DISPLAY

RS	R/W	D7	_D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	DL	0	F	x	X

X = don't care

2-LINE DISPLAY

RS	R/W	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	DL	1	X	x	X

DL:

Sets interface data length. Data is sent or received in 8

CHAPTER 2

.

bit lengths. (D7 - D0) when DL = 1, and in bit lengths (D7 - D4) when DL = 0. When the 4 bit length is selected, data must be sent or received twice.

F:

Sets character font.

F = 1 : 5 X 10 dots

 $F = 0 : 5 \times 7 \text{ dots}$

10.6.7 INTENSITY CONTROL



Figure 2-18. Intensity Adjust

The above diagram is the suggested intensity control circuit. The circuit configuration is identical for the LED backlighting

The external inverters were necessary, as there were no gates available in the 20L10 PAL. Whenever a valid LCD_CS is generated data is either read or written to LCD number one or two. The backlighting and intensity controls are mounted off-board, making these adjustments available to the operator.



Figure 2-19. LCD Interface

:

11. MAGNETIC CARD READER INTERFACE

11.1 DATA FORMAT

There are two formats presently available in which the data is stored on the magnetic card, they are the International Air Transport Association (IATA) format and in the American Banking Association (ABA) format.

11.1.1 ABA-CODED DATA FORMAT 11.1.1.1 CODED CHARACTER SET

		BI	rs	POM	CHARCACTER		
P	B4	B3	B2	B1	KOW .	CHARCACIER	
1	0	0	0	0	0	0	
0	0	0	0	1	1	1	
0	0	0	1	0	2	2	
1	0	Ο	1	1	3	3	
0	0	1	0	0	4	4	
1	0	1	0	1	5	5	
1	0	1	1	0	6	6	
0	0	1	1	1	7	7	
0	1	0	0	0	8	8	
1	1	0	0	1	9	9	

\$

			BIT	5	POM	CHARCACTER		
1	P	B4	B3	B2	B1	ROW	CHARCACTER	
	1	1	0	1	0	10	:	
	0	1	0	1	1	11	; *	
	1	1	1	0	0	12	<	
(0	1	1	0	1	13	= *	
(0	1	1	1	0	14	>	
	1.	1	1	1	1	15	? *	

Table 2-7. ABA-Coded Character Set

A binary-coded-decimal 4-bit subset with odd parity is used to encode data on the magnetic stripe of ABA-formatted cards. This character code is numeric. Refer to Table 2-7 for the coded character set.

The characters in table 2~7 which are marked with a '*' have specific meanings when used for this application:

Row 11 ';' represents "start sentinel" Row 13 '=' represents "separator" Row 15 '?' represents "end sentinel"

P = Odd Parity

CHAPTER 2

11.1.1.2 INFORMATION FORMAT

The format of the information encoded on the magnetic stripe of an ABA-formatted card is as follows:

Start sentinel

1 character

1 character

Account number

Up to 19 characters

Separator

Discretionary data

The balance up to the maximum record length (40 characters)

:

Stop sentinel 1 character

Longitudinal redundancy check 1 character

Total

40 characters maximum

All the characters are displayable (including the start- and stop-sentinel characters) and are part of the maximum 40-character total.

CHAPTER 2

÷

;

11.1.1.3 LONGITUDINAL REDUNDANCY CHECK (LRC)

The magnetic stripe reader runs an LRC test on the ABA 4-bit code before it is converted to the 7-bit ASCII code. The LRC test contains the following steps.

- 1. The parity bit of each character code is stripped off.
- 2. All characters from the start sentinel to and including the stop sentinel are combined by an exclusive OR function.
- 3. The result of step 2 is compared to the LRC character (minus , the parity bit) that was received from the magnetic stripe of the card read.

.

:

•

11.1.2 IATA-CODED DATA FORMAT

11.1.2.1 CODED CHARACTER SET

				B6	0	0	1	1
				B5	0	1	0	1
				COL				
B4	B3	B2	B1	ROW	0	1	2	3
0	0	0	0	0	SP	0	6	P
0	0	0	1	1	1	1	A	Q
0	0	1	0	2		2	в	R
0	0	1	1	3	#	3	с	S
0	1	0	0	4	\$	4	D	T
0	1	0	1	5	8	5	E	U
0	1	1	0	6	ھ	6	F	v
0	1	1	1	7	1	7	G	W
1	0	0	0	8	(8	Н	х
1	0	0	1	9)	9	I	Y
1	0	1	0	10	*	:	J	Z
1	0	1	1	11	+	;	K	[
1	1	0	0	12	,	<	L	1
1	1	0	1	13	-	=	м]
1	1	1	0	14	•	>	N	^
1	1	1	1	15	1	?	0	_



:

A 6-bit-plus-odd-parity character code is used to encode data on the magnetic stripe of IATA-formatted cards. This character code is alphanumeric. Refer to Table 2-8 for the coded character set.

11.1.2.2 INFORMATION FORMAT

The information encoded on the magnetic stripe of an IATAformatted card can be in either of two formats, format A or B. The content of each format is as follows:

FORMAT A	FORMAT B
Start sentinel 1 character	Start sentínel 1 character
Format code "A" 1 character	Format code "B" 1 character
Surname	Account number Up to 19 chars
Surname separator "/"	Separator 1 character
Initials or first name	Surname
Separators (when required) = "space"	Surname seperator "/" Initials or first name

11

i •

FORMAT A	FORMAT B
Title (when used)	Separator (when required) = "space"
Separator (when required) = "space"	Title (when used)
Separator 1 character	Separator (when required) = "space"
Discretionary data The balance up to the	Separator 1 character
maximum record length	Discretionary data
(79 characters)	The balance up to the
Stop sentinel 1 character	maximum record length (79 characters)
Longitudinal redundancy check, 1 character	Stop sentinel 1 character
Total 79 characters (max)	Longitudinal redundancy check 1 character
	Total 79 characters (max)

Table 2-9. IATA Information Format

11.1.2.3 LONGITUDINAL REDUNDANCY CHECK (LRC)

The magnetic stripe reader runs an LRC test on the IATA 6-bit code before it is converted to the 7-bit ASCII code. The LRC test contains the following steps.

- 1. The parity bit of each character code is stripped off.
- 2. All characters from the start sentinel to and including the stop sentinel are combined by an Exclusive OR function.
- 3. The result of step 2 is compared to the LRC character (minus the parity bit) that was received from the magnetic stripe of the card read.

11.2 READER DESCRIPTION





CHAPTER 2

::

.

i

READABLE TRACK	1	2	3	
RECORDING DENSITY	210 BPI	75 BPI	210 BPI	
RECORDING OUT (@ 10cm/s)	1.21 ms	3.39 ms	1.21 ms	
BIT INTERVAL (@ 150 cm/s)	80.6 µsec	225.8 µs	80.6 µs	
TRACK WIDTH	1.5mm	1.5mm	1.5mm	
CENTRE POSITION	7.0±.2mm	10.3±.2mm	13.6±2.mm	

Table 2-10. Reader Specification



Figure 2-21. Timing Diagram

PIN #	SIGNAL	REMARKS
1	GND - GROUND	GROUND FOR +5V AND SIGNAL GROUND
2	⁻ RDP ~ READ DATA PULSE	OUTPUT READ DATA. (NEGATIVE LOGIC) THIS SIGNAL IS DEMODULATED BY 2F2 DECODER, AND SAMPLING OF THIS SIGNAL IS PERFORMED BY THE TRAILING EDGE OF SIGNAL RCP. LEVEL 'H' INDICATES DATA AS '0', AND LEVEL 'L' INDICATES DATA AS '1'
3	⁻ RCP - READ CLOCK PULSE	THIS SIGNAL IS USED FOR READ DATA SAMPLING. (NEGATIVE LOGIC) THIS SIGNAL PERFORMS SAMPLING FOR SIGNAL RDP AT THE TRAILING EDGE.

PIN #	SIGNAL	REMARKS
4	⁻ CLS - CARD LOADING	THIS SIGNAL INDICATES THAT A CARD IS RUNNING ON MAG. HEAD. LEVEL IS 'H' WHILE A CARD IS RUNNING ON MAG. HEAD, AND LEVEL BECOMES 'L' WHEN A CARD STOPS OR IS NOT ON MAG. HEAD.
5	+5V	POWER SUPPLY

Table 2-11. Reader Control Signals

11.3 DESIGN IMPLEMENTATION



Figure 2-22. Card Data Transfer

It was decided to dedicate the 8751 to the magnetic card reader due to the nature of information being read. If the reader was connected to the main controller, there is always the possibility that a communications interrupt would occur while a magnetic card was being read. The communications interrupt has to have the highest priority, which prevented the reader from being assigned the highest priority. The 8751 was chosen to reduce board space, and the relevant card reader software could fit into the 4K onchip EPROM.

The 82530 communications chip required an external clock. The 8751 was chosen so that it would be a multiple of the

CHAPTER 2

communications frequency required. The clock output of the 8751 is fed into an inverter, whose output is then fed into a '393, where the frequency is further divided. The communications clock for the 82530 and the keyboard clock for the 8279 is generated via the '393.



Figure 2-23. I/O Clock Generation

The remaining port pins of the 8751 were routed to an expansion connector for future use. If another device has to be placed onto the terminal in the future, only the code in the 8751 has to be changed.



Figure 2-24. Expansion Bus

The 8751 has been configured so that the various port pins are used for I/O. This means that there is no data bus available to transfer data between the 8751 and the main controller, the 8032. This meant that a system had to be devised to facilitate the transfer of data between the 8751 and the 8032. A serial synchronous link was established between the two devices.

Two port pins on the 8032 are connected to two port pins on the 8751. These signals are the CRD_DATA and CRD_CLK signals. If card data is available, the 8751 takes the CRD_DATA line 'L', informing the 8032 that card information is available. The 8032 now responds by supplying the 8751 with the CRD_CLK signal. The 8751 in turn responds by placing the serial data on the CRD_DATA line. The 8032 reads the data on the falling edge of the CRD_CLK

CHAPTER 2

signal. A status byte is also returned to the 8032, if the status byte is OFFH, then an invalid swipe has taken place, and the card has to be re-read.

BI - DIRECTIONAL MAGNETIC CARD READER



SCH32.DP

Figure 2-25. Interconnection between 8032 and 8751



Figure 2-26. Data Transfer Timing Diagram

12. KEYBOARD INTERFACE



Figure 2-27. 8279 Block Diagram

12.1 FEATURES OF THE 8279

The Intel 8279 is a general purpose programmable keyboard and display I/O interface device capable of simultaneous keyboard / display operations. The 8279 has the following features:

Scanned Keyboard Mode Scanned Sensor Mode Strobed Input Entry Mode 8-Character Keyboard FIFO 2-Key Lockout or N-Key Rollover with Contact Debounce Dual 8- or 16-Numerical Display

Single 16-Character Display Right or Left Entry 16-Byte Display RAM Mode Programmable CPU Programmable Scan Timing Interrupt Output on Key Entry

12.2 HARDWARE DESCRIPTION

It was decided to use the 8279 to alleviate the microcontroller of the menial task of scanning a keyboard and performing the necessary debouncing, which is required when reading mechanical switches. The microcontroller merely has to read a status register of the 8729, and if any key depression has been registered, read the FIFO of the 8279. The display portion provides a scanned display interface for LED, incandescent, and other popular display technologies. Due to the fact that Liquid Crystal Displays were used, the display portion of the 8279 was not utilised. Although only 50% of the 8279's features are being utilised, the overhead that will be placed on the microcontroller to scan a keyboard justifies the use of the 8279.

The keyboard portion can provide a scanned interface to a 64contact key matrix. The specification for the INTELLIGENT TERMINAL required a maximum of 128 keys. The 8279 has two extra inputs, a control and a shift input. A method was devised to include the shift input in the keyboard interface, so as to

increase the amount of keys that could be read. The inclusion of 74HCT30 increases the number of return lines, thereby extending the matrix to 128 keys. If the control input were used, the matrix could be increased to 192 keys.

When a key on the extended key matrix is depressed, the shift input is activated and the relevant return line registers the key depression. When the key value is read, the shift status will be set, indicating that a key on the extended keyboard has been depressed. The $10K\Omega$ resistor pack is included to pull the inputs to the 74HCT30 'H', when no keys are depressed. Diode D9 - D16 are included to prevent shorting two outputs of the 74HCT139 if two keys on different scan lines are depressed simultaneously.



12.3 SOFTWARE DESCRIPTION

when a key is depressed, the debounce logic is set. Other depressed keys are looked for during the next two scans. If none are encountered, it is a single key depression and the key depression is entered into the FIFO along with the status of the CNTL and SHIFT lines. Key entries set the interrupt output line to the CPU. In the scanned keyboard mode, the character entered into the FIFO corresponds to the position of the switch in the keyboard plus the status of the CNTL and SHIFT lines. CNTL is the MSB of the character and SHIFT is the next Most Significant Bit. The next three bits are from the scan counter and indicate the . row the key was found in. The last three bits are from the column counter and indicate to which return line the key was connected.

	,;						
CNTL	SHIFT	S2	S1	S0	R2	Rl	RO

12.4 DESIGN IMPLEMENTATION



Figure 2-28. Keyboard Interface

13. SERIAL COMMUNICATIONS INTERFACE (ZILOG 8530)

13.1 8530 FUNCTIONAL DESCRIPTION



Figure 2-29. 8530 Block Diagram

The Z8530 Serial Communications Controller (SCC) is a Zilog Z8000 peripheral component, designed to provide multifunction support for handling the large variety of serial communication protocols available. The Z-SCC internal structure provides all the interrupt control logic necessary to interface and with nonmultiplexed buses. Interface logic is also provided to monitor modem or peripheral control inputs and outputs. All of the control signals are general purpose and can be applied to various peripheral devices as well as used for modem control.

The centre for data activity revolves around the internal read and write registers. The programming of these registers provides the Z-SCC with a functional "personality", i.e., register values can be assigned before or during program sequencing to determine how the Z-SCC will establish a given communication protocol.

13.2 HARDWARE DESCRIPTION

The 8530 in conjunction with the two MAX232 line drivers, constitutes the basis of the dual channel RS232 serial ports. The 8530 does not have a RESET pin available, and the only manner whereby a hardware reset can be ensured is by simultaneously pulling the TRD and TWR lines 'L'. The TRD and TWR lines for the 8530 are therefore AND'ed with the RESET line, to ensure a hardware reset at power-up.

The clock for the 8530 baud rate generator is derived from the clock output of the 8751, which is used for the magnetic card reader. The clock signal is further divided by the '393, and then applied to pin# 20 of the 8530. Address lines A0 and A1 select the command / data registers, and selects between channel A or channel B. The addresses are as follows:

COMSCB	EQU	0F000H	;COMMS STATUS/CONTROL REG. CH B
COMDATB	EQU	0F001H	;DATA REG. CH B
COMSCA	EQU	0F002H	;COMMS STATUS/CONTROL REG. CH A
COMDATA	EQU	0F003H	;DATA REG. CH A

CHAPTER 2
The serial ports had to have the ability to communicate with any standard RS232 device. Due to this fact the control lines, Request to Send ($\overline{\text{RTS}}$) and Clear to Send ($\overline{\text{CTS}}$) had to be provided. This would facilitate the necessary handshaking which might be required by certain devices. When these handshaking signals are not in use, internal resistors present in the MAX232 device pull the signals so as to hold the outputs in an inactive state.

13.3 SOFTWARE DESCRIPTION

The 8530 is initialised with the following default values:

Baud Rate:	9600
Data Bits:	8
Parity:	none
Stop Bits:	1

The software for the 8530 allows a great deal of flexibility, in that the baud rate, bit length, parity, start and stop bit formats can be changed via the HOST. This is achieved by transmitting the required initialization to the INTELLIGENT TERMINAL, which will in turn re-initialise the 8530 with the new settings. The various options are as follows:

Baud Rates:	4800,	9600,	19200,	38400
Data Bits:	7,8			
Parity:	none,	even a	and odd	
Stop Bits:	1, 2			

CHAPTER 2

The 8530 has the capability of being interrupt driven, but this option was not utilised. It was decided to operate the 8530 in a polled mode. This means that the command registers for channel A and channel B have to be continuously interrogated to determine if any characters have been received. If a character is available, the data register has to be read to retrieve the received character. If a character has to be transmitted, the command register must first be read to ensure that the transmitter is empty, before the character is written to the register. If this is not done, the previous character might be overwritten.

13.4 DESIGN IMPLEMENTATION





CHAPTER 2

The 8530 has the capability of being interrupt driven, but this option was not utilised. It was decided to operate the 8530 in a polled mode. This means that the command registers for channel A and channel B have to be continuously interrogated to determine if any characters have been received. If a character is available, the data register has to be read to retrieve the received character. If a character has to be transmitted, the command register must first be read to ensure that the transmitter is empty, before the character is written to the register. If this is not done, the previous character might be overwritten.

13.4 DESIGN IMPLEMENTATION



Figure 2-30. Communications Interface

CHAPTER 2

14. SCANNER INTERFACE

14.1 OPTICALLY COUPLED SERIAL INTERFACE (OCIA)

The interface of the HOST system consists of four signals carried by a four-pair shielded cable, supplied by the customer, terminated at the scanner in a circular connector. Two of the signals provide bit-serial information to and from the scanner. The HOST interface controls the speeds of the received and transmitted serial data by providing clocking pulses on the remaining two signals. The signals on the interface are optically isolated in the scanner on the received end. Electrical isolation of the interface can be obtained by providing one optically isolated receiver in the HOST system.

14.2 INTERFACE SIGNALS

Three signals are inputs to the scanner and one is an output from the scanner. The signals pass information by controlling current flow through the pair of wires for each signal. A logical '1' is indicated when current flows through the pair.

14.2.1 RECEIVE DATA SIGNAL (RDATA)

The RDATA signal is used to serially transmit a byte (8 bits of

CHAPTER 2

information) from the scanner to the HOST system. The RDATA RTN line provides a current source at 5 volts with respect to the scanner ground. The RDATA line normally stays at 5 volts, not sinking any current (logical '0'). A logical '1' is achieved by the RDATA line going low, thus sinking current through the signal pair. When the scanner is ready to transmit a byte (See Figure 2-32 for timing), the RDATA line will be brought low to a logical '1'. The HOST system must then provide 9 clock pulses on the CLKIN signal to receive the data bits. On the leading edge of the first clock pulse, the scanner will set RDATA to the negative logic value of the least significant data bit (DO). Bits D1 through D7 are provided after each of the successive seven clock pulses. The ninth clock pulse will cause RDATA to go back to the logic '0' state (no data ready). When the next byte is ready for transmission, the RDATA signal will be brought low again.

14.2.2 RECEIVE DATA CLOCK (CLKIN)

The CLKIN signal is used to serially clock each bit of information out the scanner as described in 12.2.1. The CLKIN signal normally is at logic '0' with no current flowing in the pair. In normal usage, CLKIN RTN is connected to +5 volts and CLKIN is driven by an open collector TTL gate capable of sinking at least 48mA. A logic '1' is the active state of the driver gate.

14.2.3 RECEIVE RESET SIGNAL (RESETIN)

The reset signal is used to re-initialize the scanner as on power-up. The Resetin signal normally is at logic '0' with no current flowing in the pair. In normal usage, Reset RTN is connected to +5 Volts and Resetin is driven by an open collector TTL gate capable of sinking at least 48mA. A logic '1' is the active state of the driver gate.





CHAPTER 2



Figure 2-32. Byte Transfer From Scanner



Figure 2-33. Byte Transfer To Scanner

14.3 MESSAGE FORMATS

The output of the scanner consists of numeric sequences read from a coded symbol. These are transmitted over the RDATA signal as a sequence of bytes. The general format is a version identifier character followed by the numeric characters from the symbol.

14.4 BYTE FORMATS

Each character in the label is transmitted in one byte (8 bits). The byte consists of a 6 bit data field, a bit to indicate the last byte of message, and a parity bit to achieve odd parity over the 8 bits. Table 2-12 provides the binary codes for the possible characters transmitted by the scanner.

D7	D6	D5	D4	D3	D2	D1	DO	INFORMATION		
Р	L	1	1	0	0	0	0	0		
Р	L	1	1	0	0	0	1	0		
Р	L	1	1	0	0	1	0	2		
Р	L	1	1	0	0	1	1	3		
Р	L	1	1	0	1	0	0	4		
P	L	1	1	0	1	0	1	5		
P	L	1	1	0	1	1	0	6		
Р	L	1	1	0	1	1	1	7		
Р	L	1	1	1	0	Ò	0	8		
Р	L	1	1	1	0	0	1	9		
Р	L	0	0	0	0	0	1	A (NORMAL UPC ID)		
Р	L	0	0	0	0	1	0	B (RESERVED)		
Р	L	0	0	0	0	1	1	C (RESERVED)		
Р	L	0	0	0	1	0	0	D (RESERVED)		
Р	L	0	0	0	1	0	•1	E (O SUPPRESS ID)		
P	L	0	0	0	1	1	0	F (EAN LABEL ID)		

CHAPTER 2

D7	D6	D5	D4	D3	D2	D1	DO	INFORMATION
P	0	x	x	x	x	X	x	NOT LAST BYTE
Р	1	x	x	x	x	x	x	LAST BYTE

₽:

J‡

D7	D6	D5	D4	D3	D2	D1	DO	INFORMATION
0	L	x	x	x	x	x	x	ODD PARITY
1	L	x	x	x	x	x	x	EVEN PARITY

X = don't care

Table 2-12. Byte Format

14.5 SYMBOL MESSAGE FORMATS

These are four different formats for the string sent for each symbol. These formats correspond to the regular UPC symbols (Version A) the zero-suppressed UPC symbol (Version E) and the long and short forms of the EAN symbol.

14.6 DESIGN IMPLEMENTATION



Figure 2-34. Scanner Interface

The 6N136 was found to be a suitable opto-coupler for interface purposes of receiving information from the scanner. The SN75452 is an open-collector device, which is used to drive the signals to the scanner. As the output of the 6N136 is an open-collector output, it was possible to logically 'OR' the two 6N136's, thereby using only one port pin. The same applied to the RESET and CLK signals.

15. DRAWER INTERFACE



Figure 2-35. Drawer Interface

The drawer open signal is generated from a port pin. The signal is first buffered by a small signal transistor, which in turn drives the power transistor. The diode is included to prevent any damaged which might be caused to the power transistor by the back EMF generated by the solenoid. The solenoid has a DC resistance of 200. The drawer sense is directly connected to a port pin. This signal passes through a micro switch, which is located in the drawer. If the status of the drawer changes, this change in status is immediately communicated to the HOST. As can be seen from the above figure, the circuit is identical for both drawers.

CHAPTER 2

16. RECEIPT SENSE

The receipt sense is directly connected to port pin P1.7. If the status of the receipt switch changes, this change in status is immediately communicated to the HOST. This switch is used to either enable or disable the receipt printing on the printer.

17. PRESENT AND FUTURE DEVELOPMENT

Due to the constant undertaking of research programs, Ankerdata is kept at the forefront of technology, the following is a list of a few of the present projects:

- 1. INTELLIGENT TERMINAL re-design Flash Memory - in a PLCC Package 16MHz 8032 - in a PLCC Package Reduced Board Space Reduced Connector Count
- 2. ANKERdata Motherboard Integrate ANKERdata specific I/O functions with a SCAT motherboard
- 3. Memory Expansion Card 16 Bit Memory Expansion Card with 4 MBytes of Battery Backed Static RAM, to be used as Expanded memory
- 4. SDLC Communications
- 5. Third generation Vacuum Fluorescent Displays
- 6. Improved power failure detection circuitry

CHAPTER 2



SCH29.DP

Figure 2-36. 2006 System (Metro)



Figure 2-37. 2007 System (Restaurant)

INTELLIGENT POINT OF SALE TERMINAL



ER 3

BLER CODE LISTING

B.ASM

MAIN MODULE

C TX_COUNT, RX_COUNT, LCD_FLAG, ADDR1, RX_MODE, LCD_NUM, LCD_COUNT C ADDR2, TX_DATA, RX_BCC, TX_BCC, BCC_FLAG, IS_DATA, RE_TX_FLAG C RX_DLE, BIN_ADDR, TMOUT, CRD_FLAG, CRD_BUF, CRD_COUNT, SCAN_BUF C SCAN_FLAG, SCAN_PARITY, SCAN_COUNT, QUE_COUNT, QUE_FLAG, KEY_QUE C QUE_FULL, CRD_ON_OFF, REC_FLAG, REC_STAT

CODE (INIT_HARDWARE, LCD_WR, CODE_TO_LCD, BEEP, TEST, KYB_READ)
CODE (IDATA_TO_TEMP, HEX_TO_ASCII, HEX_TO_DEC, LED_ON_OFF, LED_FLASH)
CODE (LOCK_READ, DRAW1_OPEN, DRAW1_READ, TEST_COMMS, CHK_TX_BUFFS)
CODE (CLS1, CLS2, CHK_RX_BUFFS, TX_STRING, CRD_READ, SCAN_READ)
CODE (ADD_QUE, CHK_QUE, REC_READ, DRAW2_OPEN, DRAW2_READ, ERR_BEEP)

**** 82530 COMMS CHIP IC TX82 STAT, COUNT82, TXBUF1 FULL, TXBUF2 FULL, RXBUF1 FULL,

TER 3

? FULL

- com1_txbuf, com1_rxbuf, com2_txbuf, com2_rxbuf, rx1_count, rx2_count parity, st_bits, tx_data_bits, rx_data bits, baud
- C RTSA, RTSB
 - CODE (INIT_82530, A82530, B82530, TX_COMX, CODE_TO_XDATA) CODE (INIT 82530VARS, SETUP TX, SETUP RX)
- *** HOST ENQUIRY OF TERMINAL STATUS, LOCK, DRAW, RECEIPT CODE (ENQUIRE)

C ENQ FLAG, ENQ BUF, ENQ FULL

SEG	SEGMENT	DATA	
	RSEG	DATA_SEG	;RELOCATABLE INTERNAL DATA
K:	DS	60	;60 BYTES FOR THE STACK
K_END:			;USED TO CHECK FOR STACK OVERFLOW
_BUF:	DS	01	
T:	DS	01	;BYTE COUNTER
COUNT1:	DS	01	; INDICATES WHEN LED_FLASH SHOULD
			;BE CALLED, TO FLASH LEDS
			-

	OUNT2:	DS	01		;REQUIRE A 16 BIT COUNTER
	UM:	DS	01		;0 = BOTH LCD'S, 1 = LCD_1 , 2 = LCD_2
	OUNT:	DS	01		;COUNT # OF BYTES WRITTEN TO LCD_BUF
	OUNT:	DS	01		;COUNT # OF BYTES IN KEY_BUF
	UNT:	DS	01		;NUMBER OF BYTES IN TX_BUFF
	UNT:	DS	01		;NUMBER OF BYTES IN RX_BUFF
)DE:	DS	01		;COMMS MODE
	IAR:	DS	01		;RECEIVED CHAR
	DDR:	DS	01		;BINARY VALUE OF TERMINAL ADDR
	L:	DS	01		;DEVICE ADDR IS A 2 BYTE ASCII VALUE
	2:	DS	01		
	30:	DS	01		;RX_BUF BCC COUNTER
	:0:	DS	01		;TX_BUF BCC COUNTER
	COUNT:	DS	01		;USED TO COUNT BYTES IN CHK_TX_BUFFS
	_COUNT:	DS	01		;COUNT # OF BYTES SCANNED
	COUNT:	DS	01		;COUNT # OF BYTES IN KEYQUE
	IABLES	RELATING TO	82530 COMMS	CHIP	
	.:	DS	01		; TO TOGGLE RTS LINE, HAVE TO WR TO
	i				
):	DS	01		;BUT THIS REG CAN'T BE READ,
	EFORE				
					;KEEP IMAGE OF THE VALUE FOR THIS REG
	STAT:	DS	01		;TRANSMISSION SUCCESSFUL
	K,OFFH=	BAD			
	182:	DS	01		;# OF BYTES TO WRITE TO 82530 COULD
And a share	COUNT:	DS	01		;# OF BYTES IN COM1_RXBUF
1 - 2 - 2 - 2 - 1 - 1 - 1 - 1 - 1 - 1 -					
Number of Street Street	TER 3			PAGE	: 4

UNT:	DS	01	;# OF BYTES IN COM2_RXBUF
:	DS	01	;FOLLOWING VARIABLES USED WHEN
5:	DS	01	;82530 SETUP FROM HOST
	DS	01	
'A_BIT	s: DS	01	
'A_BIT	s: DS	01	
CNT:	DS	01	;COMMS RETRY COUNTER
****	* * * * * * * *	*****	* * * * * * * * * * * * * * * * * * * *
*****	******	*****	****************
(T SEG	MENT		*
*****	******	****	**************
EG	SEGMENT	BIT	
	RSEG	BIT_SEG	;RELOCATABLE BIT SPACE, INTERNAL
LAG:	DBIT	01	;HOST HAS DONE ENQUIRY TO TERMINAL
ULL:	DBIT	01	;ENQ_BUF IS FULL, TX THIS TO HOST
LAG:	DBIT	01	; INDICATES KET DATA IN KEY_BUF
LAG:	DBIT	01	; INDICATES LED DATA AVAILABLE
FLAG:	DBIT	01	;LOCK STATUS HAS CHANGED
_FLAG:	DBIT	01	;THIS INDICATES THAT DRAW1 STATUS
			;HAS CHANGED
!_FLAG:	DBIT	01	;THIS INDICATES THAT DRAW2 STATUS
			;HAS CHANGED
FLAG:	DBIT	01	;THIS INDICATES THAT RECEIPT ON/OFF

『ER 3

								;STATUS HAS CHANGED
	FLAG:	DBI	r		01			;TX_BUF HAS TO BE RE-TRANSMITTED
	AG:	DBI	r		01			;DATA IN LCD_BUFFER
	"AG∶	DBI	r		01			;DLE FOUND
	江:	DBI	Г		01			; POL = 0, SEL = 1
	.:	DBI	ſ		01			;0 = ACK0, 1 = ACK1
	'A:	DBI	ſ		01			;DATA IN INPUT BUFFERS
	3:	DBI	r		01			;INDICATES THAT A DLE WAS RECEIVED
	:	DBI	Г		01			;TIMER 0, TIMESOUT BEFORE LCD IS
	LAG:	DBI	C		01			;1 = CARD DATA AVAILABLE
	LAG:	DBI	ſ		01			; INFORMS MAIN LOOP OF SCANNER DATA
	LAG:	DBI	[01			;DATA IN KEY_QUE TO BE TRANSMITTED
	JLL:	DBI	[01			;KEY_QUE IS FULL, PREVENT KEY & SCAN
	I_OFF:	DBIT	2		01			;0=DON'T TX CRD DATA. 1 = TX CRD DATA
	PARITY	:	DBII	1	01			;USED FOR PARITY CHECK
	F_FULL:	:	DBIT		01			;TX BUFFER IS FULL
I	F_FULL:	:	DBIT	1	01			;RX BUFFER IS FULL
7	ABLES F	RELAT	ING	то 8	82530	COMMS	CHIP	
	1_FULL:	:	DBIT	•	01			;DATA FOR COM1 OF 82530

2_FULL:	DBIT	01	;DATA	FOR	COM2	OF	82530

- 1_FULL: DBIT 01 ;DATA FROM COM1 OF 82530
- 2_FULL: DBIT 01 ;DATA FROM COM2 OF 82530

ITS

*****	***************************************								
TERNA	L DATA SE	GMENT	*						
****	******	*****	****************						
¦G	SEGMENT	XDATA							
	RSEG	EXT_SEG	;RELOCATABLE XTERNAL DATA SEGMENT						
	ORG	0							
IF:	DS	04	;LED BUFFER						
;TAT:	DS.	01	;LOCK STATUS						
STAT:	DS	01	;DRAW1 STATUS, OPEN = 1, CLOSED = 0						
STAT:	DS	01	;DRAW2 STATUS, OPEN = 1, CLOSED = 0						
:TAT:	DS	01	;REC STATUS, OPEN = 1, CLOSED = 0						
JF:	DS	08	;8279 INTERNAL BUFFER = 8 BYTES						
3 :	DS	50	;COMMS BUFFER						
[A:	DS	50	;TRANSMIT DATA BUFFER						
JF:	DS	40	;40 CHARS FOR LCD						
JF:	DS	41	;STATUS+40 DATA BYTES. 01=OK,						
BAD									
BUF:	DS	24	;18 BYTES OF DATA + 1 BYTE STATUS						
UE:	DS	25	; ADD KEY & SCAN DATA INTO THIS BUFFER						
UF:	DS	04	;USED FOR STATUS BYTES FOR HOST						
ST									
BYTES									
*****	* R0/1	CAN ADDRESS I	MAX OF 255 BYTES EXTERNAL DATA MEMORY						
F:	DS	255	;MAX RX BUFFER SIZE						
'ER 3			PAGE 7						

'ER 3

BLES	RELATING TO	82530 COMMS CHII	p
XBUF:	DS	50	;ALLOW FOR 2X20 DISPLAY STRING
<pre>XBUF:</pre>	DS	40	;DON'T FORGET STX, ETX, DEV #
[XBUF:	DS	50	
XBUF:	DS	40	
*****	***********	******	***************
*****	*****	*****	*************
	CODE SEGMEN	Г	*
*****	**********	******	*************
	CSEG	AT O	;ABSOLUTE SEGMENT FOR MAIN MODULE
	ORG	0	
	USING	1	;USING RB 0,1
	LJMP	MAIN	
UDE (E	QUATES.ASM)		
*****	**********	*****	***************************************
[NTERRU]	PT VECTORS		*
******	******	*****	************
	ORG	озн	;VECTOR ADDR OF EXTERNAL INTO
	SJMP	EXTO_INT	
	ORG	овн	;TIMER_0 VECTOR ADDRESS
_			
'ER 3		PAG	E 8

	SJMP	TIMERO_INT	
	ORG	13H EXT1 INT	;VECTOR ADDR OF EXTERNAL INT1
	JUII		
	ORG	1BH	;TIMER_1 VECTOR ADDRESS
	SJMP	TIMER1_INT	
	ORG	0023H	;VECTOR ADDR OF SERIAL INT
	SJMP	COMMS_INT	
	0.7.0	0.D.U	
	ORG	2BH	;TIMER_2 VECTOR ADDRESS
	SJMP	TIMER2_INT	
*****	*****	*****	******
NTERRUI	PT ROUTINES		*
IMER IN	TERRUPT VECT	for Addr	*
*****	******	******	*******
0_INT:			;TFO IS RESET BY H/W WHEN VECTORING
	CLR	TRO	;STOP TIMER_0
	SETB	TMOUT	;TIMER HAS OVERFLOWED

RETI

·*************************************				
ONG I	NTERRUPT VEC	TOR ADDR		*
·****	******	*****	*****	*****
_INT:				
!_INT:				
INT:				
INT:				
	LCALL	CLS1		-
	MOV	DPTR,#MSG6		·
	LCALL	CODE_TO_LCD		
	MOV	DPTR,#LCD1_DAT_WR		
	LCALL	LCD_WR		
	MOV	COUNT,#15		
	LCALL	ERR_BEEP	;SIT IN PERMANENT I	LOOP

RETI

TART COMMS INTERUPT ROUTINE. COMMS INTERRUPT VECTOR ADDR

X CHAR WILL CAUSE AN INT. CHECK IF STX/ETX. THEN IF BUFFER IS FULL. * FTER RX 40 BYTES, WAIT FOR EXT, THEN SET FLAG FOR BUFFER FULL. BUFFER * RANSFER CAN NOW TAKE PLACE. AFTER BUFFER TRANSFER COMPLETE, CAN START * 'O RX MORE CHARS. SET A PB AS A CTS FOR THE HOST. *

40 CHARS ARE / INTO TUBE 1 & TUBE 2, EACH 16 CHARS * 10 IS USED FOR TX. WHEN SETTING UP TX BUF, SET R0 TO START OF BUFFER *

IS USED FOR	*
IS USED TO COUNT RX CHARS	*
IS USED TO COUNT TX CHARS	*
IS USED FOR RX_MODE STATUS	*
5 IS USED TO SAVE DPL	*
5 IS USED TO SAVE DPH	*
PTR IS USED FOR RX_BUF, EXTERNAL DATA, OUTSIDE OFFH BOUNDRY	*
	¥
$X_MODE 0 = WAIT FOR STX$	*
1 = WAIT FOR DEVICE ADDRESS	*
2 = RECEIVE CHARS IN COMBUF	*
SW.5 FLAG 0, IS USED TO INDICATE BUFFER FULL	*
X_COUNT IS SETUP WHEN CONSTRUCTING TX_BUF	*
X_COUNT INDICATES THE # OF BYTES IN RX_BUF	*
X_BCC IS USED TO STORE THE RX CHARS BCC CALCULATION	*
***************************************	**

'_INT:

-

PUSH	ACC	
PUSH	В	
PUSH	PSW	
PUSH	DPL	
PUSH	DPH	
MOV	A, P2	;SAVE MSB OF ADDR
PUSH	ACC	
SETB	PSW.3	;SELECT REGISTER BANK 1, 8H - FH
MOV	DPL,R5	

MOV	DPH, R6	
JNB	TI.RX	CHECK TO SEE IF ITS TI/RT
CLR	TI	PREVIOUSLY TX BYTE
MOV	A.R3	,
LCALL.	TEST	
DJNZ	R3,TX CHAR	
CLR	TX_BUF_FULL	;TX BUFFER NOW EMPTY
SETB	P3.5	;DS3695 RX MODE, GOES THRU 7404
LJMP	COMMS_EXIT	
MOV	P2,#0	;IN CONJUNCTION WITH MOVX RO/R1
MOVX	A, @RO	;READ TX_BUF
MOV	SBUF,A	;TX BYTE IN TX_BUF
INC	R0	;NEXT BYTE TO TRANSMIT
LJMP	COMMS_EXIT	
MOV	A,R3	;LAST BYTE IN BUFFER WILL STILL
		;CAUSE INT
		;THEREFORE TEST IF BUFFER EMPTY, VIA
		;R3
		;DON'T TX A BYTE, & DON'T TX ANOTHER
		;BYTE IN MIDDLLE OF STRING
ADD	A,#0	;DIRECT ADD DOESN'T AFFECT ANY FLAGS
JZ	EXIT	;BUFFER EMPTY, EXIT

AR:

	INC	RO	;NEXT BYTE IN DISPBUF, ALREADY TX 1
			;BYTE
	MOV	SBUF, @RO	;TX BYTE AT ADDR OF DISPBUF
	DEC	R3	;48 BYTE COUNT
	SJMP	COMMS_EXIT	
	MOV	A,SBUF ;RE	CAD RX BUFFER
	CLR	RI ;WC	ON'T BE ANY DELAY WHEN READING A CHAR
	MOV	R4,RX_MODE ;RX	MODE STATUS
JNE	R4,#8,CHK_B	CC_MODE ; CHK IF	IN BINARY ADDRESS MODE
JMP	CHK_MODE8		
CC_MODI	E:		
JNE:	R4,#10,CHK_	EOT1 ;CHK IF	IN BCC MODE
JMP	CHK_MODE10		
OT1:			
JNE	A,#EOT,CHK_I	MODEO ;!EOT, C	HECK OTHER MODES
JNE	R4,#9,SET_M	DDE1 ;IF MODE	0, CHK FOR 'EOT'
JMP	CHK_MODE9		
40DE1:			
MOV RX_N	10DE,#01	;MODE = 1, WAIT	FOR DEV. ADDR1
LJMP	COMMS_EXIT		
MODE0:			
	CJNE	R4,#0,CHK_MODE1	; IF MODE 0, CHK FOR 'EOT'
	CJNE	A, #EOT, INTERMEDI	ATE_EXIT_0 ;!EOT, RESET RX_MODE

MOV RX_MODE, #01 ; MODE = 1, WAIT FOR DEV. ADDR1

	LJMP	COMMS_EXIT	
)DE1:			
	CJNE	R4,#01,CHK_MODE	2;IF MODE 1, CHK FOR 'ADDR1'
	CJNE	A, ADDR1, INTERME	DIATE_EXIT_0 ;!ADDR1, RESET RX_MODE
	MOV	RX_MODE,#02	;MODE = 2, WAIT FOR DEV. ADDR2
	LJMP	COMMS_EXIT	
DE2:			
	CJNE	R4,#02,CHK_MODE	3;IF MODE 2, CHK FOR 'ADDR2'
	CJNE	A, ADDR2, INTERME	DIATE_EXIT_0 ;!ADDR2, RESET RX_MODE
	MOV	RX_MODE,#03	;MODE = 3, WAIT FOR POL/SEL
	LJMP	COMMS_EXIT	
ODE3:			·
	CJNE	R4,#03,CHK_MODE	4; IF MODE 3, CHK FOR 'POL/SEL'
	CJNE	A, #POL, CHK_SEL	; POL, CHECK IF SEL
	CLR	POL_SEL	;0 = POL, 1 = SEL
	MOV	RX_MODE,#04	;MODE = 4, WAIT FOR ENQ
	LJMP	COMMS_EXIT	
EL:			
	CJNE	A, #SEL, INTERMED	IATE_EXIT_0 ;!SEL, RESET RX_MODE
	SETB	POL_SEL	;0 = POL, 1 = SEL
	MOV	RX_MODE,#04	; MODE = 4, WAIT FOR ENQ
	LJMP	COMMS_EXIT	
10DE4:			
	CJNE	R4,#04,CHK_MODE	5;IF MODE 4, CHK FOR 'ENQ'
	CJNE	A, #ENQ, INTERMED	IATE_EXIT_0 ;!ENQ, RESET RX_MODE
			;RECEIVED A VALID SEQUENCE
			;POL/SEL. READY TO RX/TX

TER 3

	JB	POL_SEL, SELECT	;0 = POL, 1 = SEL
*****	******	****	************
*****	*****	****	******
			;TX_BUF_FULL, 0 = EMPTY, 1 = FULL
	JB	RE_TX_FLAG, RE_TX	;1 = RE_TRANSMIT TX_BUF
	LCALL	CHK_TX_BUFFS	;TRANSMIT DATA IN TX_BUF
	LCALL	TX_STRING	
	JNB	TX_BUF_FULL,TX_I	EOT ;NOTHING IN TX_BUFF, TX 'EOT'
	MOV	RX_MODE,#05	;WAIT FOR ACK/NAK
	MOV	RETRY_CNT,#0	
	LJMP	COMMS_EXIT	
Τ:			
	MON	A,#EOT	;NOTHING IN TX_BUF
	LCALL	TX_BYTE	
	LJMP	EXIT_0	;RESET RX_MODE
:			
	MOV	A,#05	
	CJNE	A, RETRY_CNT, RE_T	TX_FINAL
			;AFTER 5 NAKS, TERMINATE ABNORMALLY
	CLR	RE_TX_FLAG	;0 = NORMAL RX MODE
	SJMP	TX_EOT	
(_FINAL:	:		
	MOV	RX_MODE,#05	;WAIT FOR ACK/NAK
	MOV	R3,TX_COUNT	;DON'T CHANGE TX_COUNT, IN CASE RE-T>
	SETB	TX_BUF_FULL	;CLEARED IN INT ROUTINE
	CLR	P3.5	;ENABLE DS3695 TO TX, GOES THRU 7404

TER 3

	MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
	MOV	R0,#TX_BUF	;TX FIRST BYTE IN TX_BUF
	MOVX	A, @RO	
	MOV	SBUF,A	;START TX PROCESS
	MOV	R0,#TX_BUF+1	;SET R0 = START ADDR +1 OF TX_BUF
			JUSED IN COMMS INT ROUTINE. FIRST
			;BYTE IS USED TO INITIATE COMMS INT
	LJMP	COMMS_EXIT	
*****	*****	* * * * * * * * * * * * * * * * * * * *	*****
MEDIA	TE_EXIT_0:		
	LJMP	EXIT_O	· .
*****	*****	* * * * * * * * * * * * * * * * * * *	************
r:			
	JB	RX_BUF_FULL,TX_	NAK ;NOTHING IN RX_BUFF, TX 'ACK'
	MOV	A,#ACK	;READY TO RECEIVE DATA
	LCALL	TX_BYTE	
	MOV	RX_MODE,#06	;MODE = 6, WAIT FOR DLE, STX
	LJMP	COMMS_EXIT	
.K:			
	MOV	A,#NAK	;TX_BUF IS FULL
	LCALL	TX_BYTE	
	LJMP	EXIT_O	;RESET RX_MODE, WAIT FOR NEXT POLL
*****	*****	*****	****

.

,

ODE5: CJNE R4,#05,CHK MODE6 ; IF MODE 5, CHK IF ACK/NAK CJNE A, #ACK, CHK NAK ;!ACK, CHK IF A NAK ; IF ACK, TRANSMIT 'EOT' RESET RX MODE MOV A,#EOT LCALL TX BYTE CLR RE TX FLAG SJMP EXIT O ;DATA RECEIVED NORMALLY AK: . ;TREAT ALL CHARS, AS A NAK ; MAINTAIN CURRENT CONTETNTS OF BUFFER TX BUF FULL SETB ;WAIT FOR NEXT POLL TO TX MESAGE SETB RE TX FLAG INC RETRY CNT A, #EOT, EXIT 0 ; EOT, SET RX MODE CJNE RX MODE,#01 ;MODE = 1, WAIT FOR DEV. ADDR1 MOV COMMS EXIT LJMP SJMP EXIT O 10DE6: CJNE R4,#06,CHK MODE7 ;IF MODE 6, CHK IF DLE A, #DLE, EXIT 0 ;!DLE, RESET RX MODE CJNE RX MODE, #07 ;MODE = 7, WAIT FOR STX MOV COMMS EXIT SJMP MODE7: R4, #07, CHK MODE8 ; IF MODE 7, CHK IF STX CJNE A, #STX, EXIT 0 ;!STX, RESET RX MODE CJNE

_ R 3

MOV RX_COUNT,#0

MOV RX_BCC, #0 ; BCC COUNTER

CLR RX_DLE

MOV DPTR, #RX_BUF

SJMP COMMS_EXIT

ODE8:

CJNE	R4,#08,CHK_MODE9	;IF MODE 8,	CHK	BINARY	ADDR

CT

CJNE	A,BIN_ADDR,EXIT_0	;!TERM ADDR, RESET RX_MODE
MOV	RX_MODE,#09	;WAIT FOR TEXT
XRL	A,RX_BCC	
ХСН	A,RX_BCC	;SAVE BCC INTO RX_BCC
SJMP	COMMS EXIT	

ODE9:

	CJNE	R4,#09,CHK_MODE10	; IF MODE 9, CHK IF DLE.DLE,
TX			
	JB	RX DLE, CHK ETX	

LΕ
L

SETB RX_DLE ;WAIT FOR A DLE/ETX

SJMP COMMS_EXIT

ETX:

CJNE	A,#ETX,CALC_RX_BCC	;END OF DATA FIELD	
------	--------------------	--------------------	--

XRL A,RX_BCC

XCH A, RX_BCC ; SAVE BCC INTO RX_BCC

MOV RX_MODE, #10 ; MODE = 10 CMP NEXT BYTE TO RX_BCC SJMP COMMS_EXIT RX_BCC:

	MOVX	@DPTR,A	;WRITE TO RX_BUF
	INC	DPTR	
	INC	RX_COUNT	
	XRL	A,RX_BCC	
	ХСН	A,RX_BCC	;SAVE BCC INTO RX_BCC
	CLR	RX_DLE	
	SJMP	COMMS_EXIT	
ODE10:			
	CJNE	R4,#010,EXIT_0	; IF MODE 10, CHK IF RX_BCC IS CORRECT
	CJNE	A,RX_BCC,TX_NAK	;CHECK IF BCC IS CORRECT .
	SETB	RX_BUF_FULL	
	MOV	A,#ACK	
	LCALL	TX_BYTE	
	SJMP	EXIT_O	
0:			
	MOV	RX_MODE,#0	;SET RX_MODE = 0, WAIT FOR EOT
3_EXIT:			
	POP	ACC	
	MOV	P2,A	;RESTORE MSB OF ADDR
	MOV	R5,DPL	
	MOV	R6,DPH	
	POP	DPH	
	POP	DPL	
	POP	PSW	
	POP	В	

POP ACC RETI NB: * REGISTER BANK 01 IS SELECTED FOR THIS ROUTINE, WHICH IS DEDICATED* TO THE COMMS INTERRUPT ROUTINE. TRANSMIT A SINGLE BYTE. BE CAREFUL NOT TO CHANGE TX COUNT ON ENTRY: ACC = BYTE TO BE TRANSMITTED TE: MOV TX COUNT, #01 ;USED IN COMMS INT ROUTINE R3, TX_COUNT ; DON'T CHANGE TX_COUNT, IN CASE MOV ;RE-TX R3,#01 ;DON'T CHANGE TX COUNT, IN CASE RE-TX MOV SETB TX BUF FULL ;CLEARED IN INT ROUTINE ;ENABLE DS3695 TO TX, GOES THRU 7404 CLR P3.5 MOV SBUF,A ;START TX PROCESS RET

	CLR	EA	;ALL	INTERRUPTS	OFF		
	MOV	SP,#STACK	;SET	SP, DEFAULT	08H,	USING	RBANK1,
	LCALL	INIT_HARDWARE					
	LCALL	TEST_COMMS					
	CLR	ACK0_1		; INITIALLY A	ACK0		
	SETB	EA		ALL INTERRU	JPTS O	N	
	LCALL	INIT_STACK_CHK		CHK FOR ST	ACK OV	ERFLOW	J
	LCALL	FILL_MEM					
COMMS:							
	LCALL	INIT_82530VARS					
CH_A:							
	MOV	DPTR, #COM1_TXBUE	7	SETUP REGS	FOR C	ODE_TO)_XDATA
	MOV	R6,DPL					
	MOV	R7,DPH					
	MOV	DPTR,#A82530					
	MOV	COUNT82,#22					
	LCALL	CODE_TO_XDATA		;COM1_TXBUF	CONTA	INS	
ALIZATI	ON						
	MOV	DPTR,#COM1_TXBUE	?	;INIT CHANN	EL A O	F 8253	30
	MOV	R7,#03					
	MOV	COUNT82,#22					
	LCALL	INIT_82530					
_СН_В:							

TER 3
	MOV	DPTR,#COM2_TXBUF	;SETUP REGS FOR CODE_TO_XDATA
	MOV	R6,DPL	
	MOV	R7,DPH	
	MOV	DPTR,#B82530	
	MOV	COUNT82,#22	
	LCALL	CODE_TO_XDATA	;COM2_TXBUF CONTAINS
LIZATI	N		
	MOV	DPTR,#COM2_TXBUF	;INIT CHANNEL B OF 82530
	MOV	R7,#01	
	MOV	COUNT82,#22	
	LCALL	INIT_82530	
T_STR:			
	MOV	DPTR,#COM2_TXBUF	;SETUP REGS FOR CODE_TO_XDATA
	MOV	R6,DPL	
	MOV	R7, DPH	
	MOV	DPTR,#MSG2	
	MOV	COUNT82,#35	
	LCALL	CODE_TO_XDATA	
ſR:			
	MOV	DPTR,#COM2_TXBUF	;TRANSMIT DATA ON COM2
	MOV	R7,#02	;TX ON CH B
	MOV	COUNT82,#35	
	LCALL	TX_COMX	
Τ:			
825 30:			
	LCALL	SETUP_TX	; IF DATA, THEN TX
	LCALL	SETUP_RX	;IF DATA, THEN RX

TER 3

NQUIRE:

	LCALL	ENQUIRE	;HOST REQUEST DRAW STATUS, LOCK
EC:			
	LCALL	REC_READ	;STATUS 0=CLOSED, 1=OPEN
	MOV	A,#'S'	
	LCALL	CHK_QUE	
	LCALL	SCAN_READ	; IF QUE_FULL, WON'T READ SCANNER
	JNB	SCAN_FLAG,LCD	;IF 1, DATA AVAILABLE
	MOV	A,#'S'	
	LCALL	ADD_QUE	
	CLR	SCAN_FLAG	
	LCALL	CLS1	
	MOV	R2,#16	;SETUP REGS, BEFORE CALLING XDAT
	MOV	R2,#20	;SETUP REGS, BEFORE CALLING XDAT
	MOV	DPTR,#SCAN_BUF	
	LCALL	XDAT_TO_LCD_BUF	
	MOV	DPTR,#LCD1_DAT_WR	
	LCALL	LCD_WR	
	JNB	LCD_FLAG,LOCK	
	CLR	LCD_FLAG	
	MOV	A, LCD_NUM	
	CJNE	A,#30H,CHK_LCD1	
	LCALL	CLS1	-
	MOV	DPTR,#LCD1_DAT_WR	
	LCALL	LCD_WR	
			· •

	LCALL	CLS2	
	MOV	DPTR,#LCD2_DAT_WR	
	LCALL	LCD_WR	
	SJMP	LOCK	
,CD1:			
	CJNE	A,#31H,CHK_LCD2	
	LCALL	CLS1	
	MOV	DPTR,#LCD1_DAT_WR	
	LCALL	LCD_WR	
	SJMP	LOCK	
_CD2:			
	CJNE	A,#32H,LOCK	
	LCALL	CLS2	
	MOV	DPTR,#LCD2_DAT_WR	
	LCALL	LCD_WR	
:			
	LCALL	LOCK_READ	;READ LOCK STATUS
	JNB	LOCK_FLAG, CHK_CRD	;STATUS HASN'T CHANGED
	LCALL	CLS1	
	MOV	DPTR, #LOCK_STAT	
	MOVX	A, @DPTR	
	LCALL	HEX_TO_ASCII	
	MOV	DPTR,#LCD1_DAT_WR	
	LCALL	LCD_WR	
CRD:			
	LCALL	CRD_READ	
	JNB	CRD_FLAG,KYB	

	CLR	CRD_FLAG					
	LCALL	CLS1					
	MOV	R2,#32	;SETUP	REGS,	BEFORE	CALLING	XDAT
	MOV	DPTR,#CRD_BUF					
	LCALL	XDAT_TO_LCD_BUF					
	MOV	DPTR,#LCD1_DAT_WR					
	LCALL	LCD_WR					
						-	
	MOV	A,#'K'					
	LCALL	CHK_QUE					
	LCALL	KYB_READ					
	JNB	KEY_FLAG,CHK_FLASH					
	MOV	A,#'K'					
	LCALL	ADD_QUE					
	LCALL	CLS1					
	MOV	RO,#KEY_BUF					
	MOV	P2,#0					
	MOVX	A,@R0					
	LCALL	HEX_TO_DEC					
	MOV	DPTR,#LCD1_DAT_WR					
	LCALL	LCD_WR					
FLASH:							
	DJNZ	LED_COUNT1, CHK_DRAW					
	DJNZ	LED_COUNT2, CHK_DRAW					
	LCALL	LED_FLASH					
DRAW:							
	LCALL	DRAW1_READ	;R	EAD DR	AW STAT	US	

	LCALL	DRAW2_READ	;READ DRAW STATUS
	MOV	DPTR,#DRAW_STAT	;READ DRAW STAT
	MOVX	A,@DPTR	
	CJNE	A,#01,EXIT1	;DRAW OPEN, LED ON
	ORL	LED_BUF+1,#01	;LED_ON
	SJMP	EXIT_START	
:			
	ANL	LED_BUF+1,#0EH	;LED OFF
START:			
	LCALL	CHK_RX_BUFFS	
	LCALL	CHK_RAM	
	LCALL	CHK_STACK	;CHK FOR STACK OVERFLOW
	LJMP	START	
*****	*****	* * * * * * * * * * * * * * * * * * * *	*******
*****	*****	******	*************
*****	*******	******	**********
MEM:			
	MOV	DPTR,#300H	;START ADDRESS ABOVE ALLOCATED MEM
	MOV	A,#55H	
LOOP:			
	MOVX	@DPTR,A	;WRITE PATTERN TO RAM
	INC	DPTR	
	MOV	R0,DPH	
	CJNE	R0,#1FH,FILL_LOOP	
	MOV	R0,DPL	
	CJNE	R0,#0FFH,FILL_LOOP	

.

.

RET

*****	*****	*****	*****	*******	*****	******	*******	*****	****	***	****	***
****	*****	*****	*****	********	******	*****	******	****	****	****	*****	***
NSURE	THAT	CMOS	ABOVE	ALLOCATED	MEMORY	STILL	CONTAINS	55H,	AND	IS	NOT	*
ORRUPI	ED											*
*****	*****	*****	*****	********	******	*****	*****	****	****	***	****	***

:MA

		•
MOV	DPTR,#300H	;START ADDRESS ABOVE ALLOCATED

L00P2:

MOVX	A, @DPTR	;READ PATTERN FROM RAM
CJNE	A,#55H,RAM_ERR	;PATTERN NOT THE SAME
INC	DPTR	
MOV	R0,DPH	
CJNE	R0,#1FH,RAM_LOOP2	
MOV	R0,DPL	
CJNE	R0,#0FFH,RAM_LOOP2	
SJMP	RAM_EXIT	
MOV	R3,DPL	
MOV	R4,DPH	
MOV	A, R4	
INC	A	<i>,</i>
LCALL	SEND_BYTE	
MOV	A,R3	
LCALL	SEND_BYTE	

ERR:

MOV A,R3

MOV DPTR, #LED_1

MOVX @DPTR,A

MOV DPTR, #LED_2

-

MOV A,R4

MOVX @DPTR, A

LCALL CLS1

MOV DPTR, #MSG4

LCALL CODE_TO_LCD

MOV DPTR, #LCD1_DAT_WR

LCALL LCD_WR

MOV COUNT, #10

LCALL ERR_BEEP ;SIT IN PERMANENT LOOP

EXIT:

RET

CLR	ES	;DISABLE SERIAL INTS
CLR	P3.5	;ENABLE DS3695
MOV	SBUF,A	
LCALL	WAIT	
SETB	P3.5	;DISABLE DS3695

RET

ON ENTRY:

DPTR POINTS TO SOURCE ADDRESS

ì

MOV R0,#50

_LP1:

MOVX	A, @DPTR			
LCALL	SEND BYTE			

TER 3

PAGE 29

INC DPTR

DJNZ R0,SEND_LP1

RET

المقدر بالدرك كالم بناء كو كو بالدرك كو مالد كر بالدرك الدريان ال	المحادثة بالحادثة بالحادثة بالحادث الحادية بالحادة بالحادة والمحادثة والمحادثة	تحريف والحريف بالجريفة وتقريبك والجريفة والحريفة والمحاد والمريفة والمحاد والحريفة	للترجيلة التلاجيلة الترجيلة بتلترجيلة بالترجيلة والترجيلة والترجيلة والترجيلة والترجيلة والترجيلة والترجيلة
******		~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	

		*
N	ENTRY:	*
	NOTHING	*
*:	***************************************	******

PUSH	ACC
MOV	A,RO
PUSH	ACC
MOV	A,R1
PUSH	ACC
MOV	R0,#0FFH
MOV	R1,#0FH
DJNZ	RO,WAIT1
DJNZ MOV	RO,WAIT1 RO,#OFFH
DJNZ MOV DJNZ	RO,WAIT1 RO,#OFFH R1,WAIT1
DJNZ MOV DJNZ POP	RO,WAIT1 RO,#OFFH R1,WAIT1 ACC
DJNZ MOV DJNZ POP MOV	RO,WAIT1 RO,#OFFH R1,WAIT1 ACC R1,A

1:

*

MOV RO,A POP ACC

RET

ON ENTRY:

NOTHING

STACK CHK:

MOV	R0,#STACK_END-10	;60 - 10 = STACK+50
MOV	А,#ОААН	
MOV	@R0,A	

RET

CHECK IF THE STACK HAS GROWN BEYOND A CERTAIN POINT, IE STACK OVERFLOW MIGHT OCCUR

ON ENTRY:

PTER 3

			ASSEMBLER CODE LISTING
LON	C HING		*
*****	*******	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
ACK:			
	MOV	R0,#STACK_END-10	;60 - 10 = STACK+50
	MOV	A, @R0	
	CJNE	A,#0AAH,STACK_ERR	;STACK OVERFLOW
	SJMP	STACK_EXIT	
EORR:			
	LCALL	CLS1	
	MOV	DPTR,#MSG3	
	LCALL	CODE_TO_LCD	
	MOV	DPTR,#LCD1_DAT_WR	
	LCALL	LCD_WR	
	MOV	COUNT,#06	
	LCALL	ERR_BEEP	;SIT IN PERMANENT LOOP

EXIT:

RET

.

*****	******	*****	******	******	*******	************	*
RANSFEI	R DATA FROM	EXTERNAL DATA INT	TO LCD	BUF			*
						•	*
N ENTRY	2:						*
	DPTR POINTS	TO SOURCE BUFFER	R				*
	R2 = # OF B	YTES TO TRANSFER	FROM X	DATA TO	LCD_BUF		*
	MAX BYTES TO	D TRANSFER == 32					*
*****	*****	*****	******	*****	*******	******	:*
TO_LCD	BUF:						
	MOV	R0,#LCD_BUF					
LP1:							
	NOTE	A OPPER		aorman	DITOTOTO		

MOVX	A, edptr	;READ SOURCE BUFFER
MOV	P2,#0	;IN CONJUNCTION WITH MOVX RO/R1
MOVX	@RO,A	;WRITE TO LCD_BUF
INC	RO	
INC	DPTR	
DJNZ	R2,XDAT_LP1	
MOV	A,#EOS	
MOV	P2,#0	;IN CONJUNCTION WITH MOVX RO/R1
MOVX	@R0,A	

RET

2: DB 2,'O THE POWER AT POINT OF SALE',3,0

PAGE 33

,

DB	' STACK OVERFLOW @ STACK + 56 !!!',0
DB	'MEMORY ERROR!!!',0

DB 'PASSED MEM FILL',0

DB 'INTERRUPT ERROR', 0

END

)1.ASM

INPUT OUTPUT MODULE 1

ALL I O ROUTINES IN THIS MODULE

N DATA (COUNT, TEMP_BUF, KEY_COUNT, RX_MODE, LED_COUNT1, LED_COUNT2)
 N DATA (ADDR1, ADDR2, BIN_ADDR, CRD_COUNT, QUE_COUNT)

N BIT (KEY FLAG, LOCK_FLAG, DRAW1_FLAG, TX_BUF_FULL, RX_BUF_FULL)

N BIT (IS DATA, RE TX FLAG, RX DLE, TMOUT, CRD FLAG, SCAN FLAG)

BIT (QUE_FLAG, QUE_FULL, CRD_ON_OFF, REC_FLAG, DRAW2_FLAG, ENQ_FLAG)
N BIT (ENQ FULL)

N XDATA (LOCK_STAT, DRAW1_STAT, KEY_BUF, LCD_BUF, LED_BUF, REC_STAT)
 N XDATA (DRAW2 STAT)

1_SEG SEGMENT CODE ;RELOCATABLE CODE SEGMENT RSEG I_0_1_SEG

***************************************	***
NITIALIZE HARDWARE	*
NITIALIZE VARIABLES IN EXTERNAL DATA MEMORY AFTER THE RAM TEST	*
S THE RAM TEST WILL OBVIOUSLY DESTROY THE VARIABLES	*
***************************************	***

HARDWARE:

COMMS:

SETB	P1.3	;DRAWER SOLENOID, GOES THRU 7404
SETB	P3.5	;DS3695 RX MODE, GOES THRU 7404
MOV	TMOD,#20H	;T1 8 BIT AUTO RELOAD, MODE 2
MOV	TL1,#0	;RELOAD VALUE FOR T1
MOV	TH1,#0FBH	;BAUD RATE 4800, XTAL=9.216MHz
ORL	PCON,#80H	;DOUBLE BAUD RATE TO 9600
SETB	TR1	;START COUNTER 1

******** 19.2 KBAUD

MOV	RCAP2H,#OFFH	;T2 COUNT	
MOV	RCAP2L,#0F1H		
MOV	T2CON,#34H	;T2 BAUD RATE GENERATOR	

MOV SCON,#50H ;SERIAL CONTRL, MODE 1, 8 BIT UART ;1 START, 8 DATA, 1 STOP BIT ?_TIMER0: ;TIMER 0 = MODE 1 ;USED FOR TIMEOUT PERIODS ;1 TIMER TICK = 1 M/C CYCLE =

PTER 3

PAGE 36

			;12 CLOCK CYCLES, \approx 1/12 CLK FREQ
			;XTAL = 9.216MHz, TICK = 1.3uSEC
			;XTAL = 1.8MHz, TICK = 6.7uSEC
	ORL	TMOD,#01	;CONTRL BY TRx, 16 BIT, TIMER
[nt:			
	SETB	EA	;ENABLE ALL INTERRRUPTS
	SETB	ETO	;ENABLE TIMER O INT
	CLR	ES	;DISABLE SERIAL PORT INT
	ORL	IP,#18H	;INT PRIORITY, SERIAL & TO
	CLR	TRO	;STOP TIMER 0
RAM:			;TEST LOWER 256 BYTES OF XDATA
			;AS THE LCD_BUF RESIDES IN THIS AREA
			;AS OFFH IN LCD_BUFFER, NEVER FINDS
			;EOS
			;AND SITS IN LCD_WR PERMANENTLY
	MOV	DPTR,#0	;START ADDR
	MOV	R1,#OFFH	
	MOV	A,#33H	;TEST PATTERN
_LOOP1:			
	MOVX	@DPTR,A	
	MOVX	A, @DPTR	
	CJNE	A,#33H,TEST_ERR	;TERMINAL WILL SIT IN PERMANENT LOOP
	INC	DPTR	
	DJNZ	R1,TEST_LOOP1	
	SJMP	INIT_LEDS	
[_ERR:			
	MOV	COUNT,#03	

	LCALL	ERR_BEEP	
LEDS:			
	MON	A,#0	
	MOV	DPTR,#LED_1	
	MOVX	@DPTR,A	
	MOV	A,#0	
	MOV	DPTR,#LED_2	
	MOVX	@DPTR,A	
	CLR	TMOUT	
LCD1:			
	MOV	R0,#1FH ;AT	POWER UP, LCD IS INTENALLY BUSY
	MOV	DPTR, #LCD1_STAT	;WAIT UNTIL THEY ARE READY
L:			
	CLR	TRO	;STOP TIMER_0
	MOV	тно,#0	;USED FOR TIMEOUT LOOP
	MOV	TL0,#0	
	SETB	TRO	;START TIMER_0
- :			
	MOVX	A,@DPTR	;READ BUSY FLAG, LCD_STAT
	JB	TMOUT, WAIT3	;TIMEOUT HAS OCCURRED
	JB	ACC.7,WAIT2	;LCD IS BUSY IF $D7 \approx 1$
	CLR	TMOUT	
	CLR	TRO	;STOP TIMER_0
	SJMP	WAIT_LCD2	;LCD OPERATING NORMALLY
3:			
	CLR	TMOUT	
	DJNZ	RO,WAIT1	

PTER 3

	MOV	COUNT,#02	;LCD ERROR HAS OCCURRED
	LCALL	ERR_BEEP	;WAIT IN PERMANENT LOOP
LCD2:			
	MOV	R0,#1FH ;AT	POWER UP, LCD IS INTENALLY BUSY
	MOV	DPTR,#LCD2_STAT	;WAIT UNTIL THEY ARE READY
1 • 3 •			
	CLR	TRO	;STOP TIMER_0
	MOV	TH0,#0	;USED FOR TIMEOUT LOOP
	MOV	TL0,#0	
	SETB	TRO	;START TIMER_0
5:			
	MOVX	A, @DPTR	;READ BUSY FLAG, LCD_STAT
	JB	TMOUT, WAIT6	;TIMEOUT HAS OCCURRED
	JB	ACC.7,WAIT5	;LCD IS BUSY IF $D7 = 1$
	CLR	TMOUT	
	CLR	TRO	;STOP TIMER_0
	SJMP	INIT_LCD	;LCD OPERATING NORMALLY
'6 :			
	CLR	TMOUT	
	DJNZ	RO,WAIT4	
	MOV	COUNT,#02	;LCD ERROR HAS OCCURRED
	LCALL	ERR_BEEP	;WAIT IN PERMANENT LOOP
LCD:			
	MOV	R0,#LCD_BUF	
	MOV	P2,#0	; IN CONJUNCTION WITH MOVX R0/R1
	MOV	A,#FUNCTION	;FUNCTION SET
	MOVX	@RO,A	

INC	RO	
MOV	A,#0	;EOS
MOVX	@R0,A	
MOV	DPTR,#LCD1_CMD_WR	
LCALL	LCD_WR	
MOV	DPTR,#LCD2_CMD_WR	
LCALL	LCD_WR	
		· ·
MOV	RO,#LCD_BUF	
MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
MOV	A,#MODE	;MODE SET
MOVX	@R0,A	
INC	RO	
MOV	A,#0	;EOS
MOVX	@RO,A	
MOV	DPTR,#LCD1_CMD_WR	
LCALL	LCD_WR	
MOV	DPTR,#LCD2_CMD_WR	
LCALL	LCD_WR	
MOV	R0,#LCD_BUF	
MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
MOV	A, #DSP_ON_OFF	;LCD ON
MOVX	@R0,A	
INC	R0	
MOV	A,#0	;EOS
MOVX	@RO,A	

MOV	DPTR,#LCD1	CMD	WR
		_	

LCALL LCD_WR

MOV DPTR, #LCD2_CMD_WR

- LCALL LCD_WR
- LCALL CLS1
- LCALL CLS2

MOV	DPTR,#MSG1
110 4	DFIR,#MOGI

- LCALL CODE_TO_LCD
- MOV DPTR, #LCD2_DAT_WR
- LCALL LCD_WR

'EST:

R0,#LCD BUF MOV MOV P2,#0 ; IN CONJUNCTION WITH MOVX RO/R1 MOV A,#CLR DSP ;CLEAR DISPLAY & RESET CURSOR MOVX @RO,A INC R0 A,#0 ;EOS MOV MOVX @RO,A MOV DPTR, #LCD1_CMD_WR LCD WR LCALL MOV DPTR,#MSG3 LCALL CODE_TO_LCD DPTR, #LCD1_DAT_WR MOV

;32KBYTES X 8

LCALL LCD_WR

	MOV	DPTR,#0	;START ADDRESS
	MOV	R0,#0FFH	
	MOV	R1,#7FH	
	MOV	A,#33H	;WRITE PATTERN TO RAM
)0P1:			
	MOVX	@DPTR,A	
	INC	DPTR	
	DJNZ	R0,RAM_LOOP1	
	MOV	R0,#0FFH	
	DJNZ	R1,RAM_LOOP1	;8000H LOCATIONS
	MOV	DPTR,#0	;START ADDRESS
	MOV	R0,#0FFH	
	MOV	R1,#7FH	
00P2:			
	MOVX	A,@DPTR	;READ PATTERN FROM RAM
	INC	DPTR	
	CJNE	A,#33H,RAM_ERR	;PATTERN NOT THE SAME
	DJNZ	R0,RAM_LOOP2	
-	MOV	R0,#0FFH	
	DJNZ	R1,RAM_LOOP2	;8000H LOCATIONS
	LCALL	CLS1	
	MOV	DPTR,#MSG4	
	LCALL	CODE_TO_LCD	
	MOV	DPTR,#LCD1_DAT_WR	
	LCALL	LCD_WR	
	SJMP	INIT VARIABLES	

	MOV	R0,#LCD_BUF	
	MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
	MOV	A,#CLR_DSP	CLEAR DISPLAY & RESET CURSOR
	MOVX	@RO,A	
	INC	RO	
	MOV	A,#0	;EOS
	MOVX	@RO,A	
	MOV	DPTR,#LCD1_CMD_WR	
	LCALL	LCD_WR	
	MOV	DPTR,#MSG2	
	LCALL	CODE_TO_LCD	
	MOV	DPTR,#LCD1_DAT_WR	
	LCALL	LCD_WR	
	MOV	COUNT,#04	
	LCALL	ERR_BEEP	
VARIAB	LES:		
	CLR	ENQ_FULL	
	CLR	ENQ_FLAG	
	CLR	REC_FLAG	
	CLR	CRD_ON_OFF	
	CLR	QUE_FULL	
	CLR	QUE_FLAG	
	CLR	CRD_FLAG	
	CLR	TMOUT	
	CLR	RX_DLE	
	CLR	RE_TX_FLAG	

	CLR	DRAW1_FLAG	
	CLR	DRAW2_FLAG	
	CLR	IS_DATA	
	CLR	KEY_FLAG	
	CLR	LOCK_FLAG	
	CLR	TX_BUF_FULL	
	CLR	RX_BUF_FULL	
	MOV	QUE_COUNT,#0	
	MOV	CRD_COUNT,#0	
	MOV	KEY_COUNT,#0	
	MOV	RX_MODE,#0	
	MOV	ADDR1,#0	
	MOV	ADDR2,#0	
	MOV	LED_COUNT1,#0FFH	
	MOV	LED_COUNT2,#09H	
	MOV	R0,#LED_BUF	;INIT LED_BUF
	MOV	R1,#04	
	MOV	A,#0	
.00P1:			
	MOV	P2, #0	;IN CONJUNCTION WITH MOVX RO/R1
	MOVX	@RO,A	
	INC	R0	
	DJNZ	R1, INIT_LOOP1	
(үв:			
	MOV	DPTR,#KYB_CMD	;ENCODED SCAN, 2 KEY LOCKOUT
	MOV	A,#24H	;F= 333KHz. DIVIDE 1.8MHz CLK BY
			;4

			ASSEMBLER CODE LISTING
	MOV	A,#2EH	;F= 1.6MHz. DIV 9.216MHz CLK BY
			;15
	MOVX	@DPTR,A	
CK_A	DDR_STAT:		;LOCK AND DIP SW ON SAME 'LS245
	MOV	DPTR,#LOCK_JMP	;READ STATUS
	MOVX	A, @DPTR	
	MOV	DPTR,#LOCK_STAT	;STORE STATUS
	MOVX	@DPTR,A	
1_AC	DDR:		· ·
	ANL	A,#0FH	;LS NIBBLE FOR DEVICE ADDR
	MOV	BIN_ADDR,A	
	LCALL	CLS1	
	MOV	A,BIN_ADDR	
	LCALL	HEX_TO_DEC	;2 BYTE ASCII EQUIV IN LCD_BUF+3
	MOV	DPTR,#LCD_BUF+3	;COMMS PROTOCOL USES ASCII
	MOVX	A, @DPTR	;READ ADDR2
	MOV	ADDR2,A	
	DEC	DPL	
	MOVX	A, @DPTR	;READ ADDR1
	MOV	ADDR1,A	
	MOV	DPTR,#LCD1_DAT_WR	
	LCALL	LCD_WR	
c_st	AT:		
	MOV	DPTR,#REC_STAT	; CLOSED = 0, OPEN = 1
	MOV	A,#0	;INIT ACC
	MOV	C, P1.7	;READ REC STATUS
	RLC	A	;ACC CONTAINS 0/1

PAGE 45

3

.

	MOVX	@DPTR,A	;SAVE REC STATUS
∛1 _	STAT:		
	MOV	DPTR, #DRAW1_STAT	; CLOSED = 0, OPEN = 1
	MOV	A,#0	;INIT ACC
	MOV	C,P1.4	;READ DRAW STATUS
	RLC	A	;ACC CONTAINS 0/1
	MOVX	@DPTR,A	;SAVE DRAW STATUS
W2_	STAT:		
	MOV	DPTR,#DRAW2_STAT	; CLOSED = 0, OPEN = 1
	MOV	A,#0	;INIT ACC
	MOV	C,P1.6	;READ DRAW STATUS
	RLC	A	;ACC CONTAINS 0/1
	MOVX	@DPTR,A	;SAVE DRAW STATUS
T_S	CAN:		
	CLR	SCAN_FLAG	
	LCALL	INIT_SCAN	
M_N	UM:		
	LCALL	CLS1	
	MOV	DPTR,#MSG5	
	LCALL	CODE_TO_LCD	
	MOV	DPTR,#LCD_BUF+22	
	MOV	A,ADDR1	
	MOVX	@DPTR,A	
	INC	DPTR	
	MOV	A, ADDR2	
	MOVX	@DPTR,A	-

PAGE 46

3

.

.

MOV DPTR, #LCD1 DAT WR LCALL LCD WR LCALL BEEP EXIT: SETB ES ;ENABLE SERIAL INTERRUPT RET READ 8279 FOR KEYBOARD DEPRESSIONS B:1111 OR CASES WHERE A 1 BYTE REGISTER IS USED INSTEAD OF THE DPTR OR EXTRENAL DATA TRANSFERS, THE ADDRESS AREA IS ONLY 256 BYTES 20 IS THE LOWER 8 BIT ADDRESS, P2 IS THE HIGHER 8 BIT ADDR IRST WRITE 00 TO P2, BEFORE WR/RD FROM EXTERNAL DATA SPACE RO IS USED TO ACCESS KEY BUF IN EXTRENAL DATA KEY COUNT MUST BE ADDED TO KEY BUF TO GET CORRECT OFFSET, KEY COUNT WST ONLY BE CLEARED ONCE THE KEY BUF HAS BEEN EMPTIED WHEN KEY BUF IS FULL, SET A FLAG EY FLAG INDICATES KEY VALUE IN KEY BUF READ:

PUSH DPL PUSH DPH

ER 3

;00P1:

IRQ:

JB	QUE_FULL, DUMMY_	READ
MOV	A, KEY_COUNT	•
CJNE	A,#08,CHK_IRQ	;CHK IF KEY_BUF IS FULL
SJMP	DUMMY_READ	
JNB	INTO, KYB_EXIT	;IF 8279 IRQ 'L', NO KEY DEPRESSED
MOV	DPTR,#KYB_CMD	;READ 8279 STATUS
MOVX	A, @DPTR	
ANL	A,#OFH	;NUMBER OF KEYS IN FIFO, BUFFER FULL
JZ	KYB_EXIT	; IF ACC = 0, THEN NO KEYS IN FIFO
MOV	DPTR,#KYB_CMD	;READ STATUS
MOVX	A, @DPTR	
ANL	A,#30H	;CHECK OVER/UNDERRUN FLAG
JNZ	KYB_ERR	;1 OF THE 2 BITS WAS SET
MON	A,#50H	;WR TO 8279, ALLOWING US TO READ FIFO
MOVX	@DPTR,A	
MOV	DPTR,#KYB_DAT	;READ FIFO
MOVX	A,@DPTR	;READING FIFO
MOV	DPTR,#KEY_TAB	;CONVERT RAW KEY VALUE
MOVC	A, @A+DPTR	
MOV	DPTR,#KEY_BUF	•
MOV	B,A	;STORE CONTENTS OF ACC
MOV	A,DPL	;LOWER ADDR OF KEY_BUF
ADD	A, KEY_COUNT	;EVERY KEY, INCREASE OFFSET TO

ER 3

	MOV	DPL,A	;OFFSET ADDR OF KEY_BUF
	MOV	А,В	;RESTORE A
	MOVX	@DPTR,A	;WRITE KEY_VAL TO KEY_BUF
	SETB	KEY_FLAG	;KEY DATA AVAILABLE
	INC	KEY_COUNT	;COUNT # OF KEYS IN BUFFER
	LCALL	BEEP	
	SJMP	KYB_LOOP1	;RD NEXT KEY DEPRESSION
ERR:			
	MOV	KEY_COUNT,#0	
	SJMP	KYB_EXIT	
MY_READ:			
	JNB	INTO,KYB_EXIT	;IF 8279 IRQ 'L', NO KEY DEPRESSED
	MOV	DPTR,#KYB_CMD	;READ STATUS
	MOV	A,#50H	;WR TO 8279, ALLOWING US TO READ FIFO
	MOVX	@DPTR,A	
	MOV	DPTR,#KYB_DAT	;READ FIFO
	MOVX	A, @DPTR	;READING FIFO
EXIT:			
	POP	DPH	,
	POP	DPL	
	RET		

*

*

*

ON ENTRY:

ACC = BYTE TO BE CONVERTED

TO DEC:

MOV	R1,A	;SAVE ACC
MOV	R0,#LCD_BUF+3	
MOV	A,#SPACE	
MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
MOVX	@RO,A	
DEC	RO	
MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
MOVX	@R0,A	
DEC	RO	
MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
MOVX	@R0,A	•
DEC	R0	
MOV	P2,#0	;IN CONJUNCTION WITH MOVX RO/R1
MOVX	@R0,A	;CLEAR OLD DATA FROM LCD_BUF
MOV	R0,#LCD_BUF+4	
MOV	A,#EOS	
MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
MOVX	@R0,A	
DEC	RO	

PAGE 50

*

*

MOV	B,#10	;DIVIDE ACC BY 10
MOV	A,R1	;RESTORE ACC
DIV	AB	;REMAINDER IN B
ORL	B,#30H	;ASCII NUMBER
MOV	R1,A	;SAVE ACC
MOV	Α,Β	
MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
MOVX	@RO,A	;WRITE TO LCD_BUFF
DEC	RO	
MOV	A, R1	;RESTORE ACC
SUBB	A,#09	;CHK IF QUOTIENT < 10
MOV	A,R1	
JNC	H_LOOP1	
ORL	A,#30H	
MOV	P2,#0	;IN CONJUNCTION WITH MOVX RO/R1
MOVX	@RO,A	

RET

ON ENTRY:

PAGE 51

)P1:

*

ACC = BYTE TO BE CONVERTED

MOV P2,#0 ;IN CONJUNCTION WITH MOVX R0/R1 MOVX @R0,A ;WR TO LCD_BUF+1 DEC R0 ;WR TO LCD_BUF+1 DEC R0 ;WR TO LCD_BUF+1 SWAP A A ANL A,#0FH ;A ADD A,#30H ;A MOV R1,A ;CLR CLR C ;CHECK FOR ALPHA CHAR MOV A,#39H ;UBB SUBB A,R1 ;A = NUMERIC CHAR JNC HEX_LOOP1 ;ADD ADD A,#07 ;A = ALPHA CHAR LOOP1: MOVX @R0,A MOVX P2,#0 ;IN CONJUNCTION WITH MOVX R0/R1 MOVX @R0,A ;WRITE LCD_BUF MOV P2,#0 ;IN CONJUNCTION WITH MOVX R0/R1 MOVX A,@R0 ;READ LCD_BUF+1 MOV A,#30H ;MUSED FOR SUBB MOV R1,A ;R1 USED FOR SUBB CLR C ;CHECK FOR ALPHA CHAR		MOV	R0,#LCD_BUF+1	;DESTINATION BUFFER		
MOVXQR0,A;WR TO LCD_BUF+1DECR0SWAPAANLA,#0FHADDA,#30HMOVR1,ACLRC;CHECK FOR ALPHA CHARMOVA,#39HSUBBA,R1MOVA,#1,A = NUMERIC CHARJNCHEX_LOOP1ADDA,#07,A = ALPHA CHARIOOP1:MOVP2,#0,IN CONJUNCTION WITH MOVX R0/R1MOVQR0,A,WRITE LCD_BUFINCR0,BACK AT LCD_BUF+1MOVP2,#0,IN CONJUNCTION WITH MOVX R0/R1MOVXA,@R0,READ LCD_BUF+1ANLA,#30HMOVR1,A,RI USED FOR SUBBCLRCCLRC		MOV	P2,#0	;IN CONJUNCTION WITH MOVX RO/R1		
DECR0SWAPAANLA,#0FHADDA,#30HMOVR1,ACLRCMOVA,#39HSUBBA,R1MOVA,R1MOVA,R1JNCHEX_LOOP1ADDA,#07ADDA,#07INCF2,#0MOVP2,#0INCNCMOVA,@R0JNCR0,AWITE LCD_BUFINCR0,AJNCTION WITH MOVX R0/R1MOVA,@R0JNCA,#07ADDA,#07JNCR0,AJNCWITE LCD_BUFINCR0,AJNCJACK AT LCD_BUF+1MOVA,@R0JNCA,#0FHANLA,#30HMOVR1,AJR1 USED FOR SUBBCLRCCLRC		MOVX	@RO,A	;WR TO LCD_BUF+1		
SWAPAANLA, #0FHADDA, #30HADDA, #30HMOVR1, ACLRCMOVA, #39HSUBBA, R1MOVA, R1MOVA, #07ADDA, #07ADDA, #07INCP2, #0MOVR0, AMOVR0, AMOVA, #07ADDA, #07ADDA, #07MOVP2, #0INC CONJUNCTION WITH MOVX R0/R1MOVP2, #0INC R0, AWRITE LCD_BUFINCR0JBACK AT LCD_BUF+1MOVA, #0FHADDA, #30HMOVR1, AYRI USED FOR SUBBCLRCCLRC		DEC	RO			
ANL A, #OFH ADD A, #30H ADD A, #30H MOV R1, A CLR C ;CHECK FOR ALPHA CHAR MOV A, #39H SUBB A, R1 MOV A, R1 ;A = NUMERIC CHAR JNC A, #07 ;A = ALPHA CHAR JNC HEX_LOOP1 ADD A, #07 ;A = ALPHA CHAR LOOP1: MOV P2, #0 ;IN CONJUNCTION WITH MOVX R0/R1 MOVX @R0, A ;WRITE LCD_BUF INC R0 ;BACK AT LCD_BUF+1 MOV P2, #0 ;IN CONJUNCTION WITH MOVX R0/R1 MOVX A, @R0 ;BACK AT LCD_BUF+1 MOVX A, @R0 ;IN CONJUNCTION WITH MOVX R0/R1 MOVX A, @R0 ;READ LCD_BUF+1 ANL A, #OFH ADD A, #30H MOV R1, A ;R1 USED FOR SUBB CLR C ;CHECK FOR ALPHA CHAR		SWAP	Α			
ADDA,#30HMOVR1,ACLRCMOVA,#39HSUBBA,R1MOVA,R1MOVA,R1JNCHEX_LOOP1ADDA,#07ADDA,#07JNCP2,#0MOVX@R0,AWRITE LCD_BUFINCR0BACK AT LCD_BUF+1MOVP2,#0INCA,@R0RACK AT LCD_BUF+1MOVA,@R0READ LCD_BUF+1ANLA,#30HMOVR1,AX1 USED FOR SUBBCLRCCLRCCLRCCLRCLRCCLRCLRCLRANLMOVCLR		ANL	A,#OFH			
MOV R1,A CLR C ;CHECK FOR ALPHA CHAR MOV A,#39H SUBB A,R1 MOV A,R1 ;A = NUMERIC CHAR JNC HEX_LOOP1 ADD A,#07 ;A = ALPHA CHAR LOOP1: MOV P2,#0 ;IN CONJUNCTION WITH MOVX R0/R1 MOVX @R0,A ;WRITE LCD_BUF INC R0 ;BACK AT LCD_BUF+1 MOV P2,#0 ;IN CONJUNCTION WITH MOVX R0/R1 MOVX A,@R0 ;READ LCD_BUF+1 MOVX A,@R0 ;READ LCD_BUF+1 ANL A,#0FH ADD A,#30H MOV R1,A ;R1 USED FOR SUBB CLR C ;CHECK FOR ALPHA CHAR		ADD	A,#30H			
CLRC;CHECK FOR ALPHA CHARMOVA,#39HSUBBA,R1MOVA,R1MOVA,R1JNCHEX_LOOP1ADDA,#07ADDA,#07;A = ALPHA CHARLOOP1:MOVP2,#0MOVX@R0,A;WRITE LCD_BUFINCR0;BACK AT LCD_BUF+1MOVP2,#0;IN CONJUNCTION WITH MOVX R0/R1MOVXA,@R0;READ LCD_BUF+1ANLA,#30HMOVR1,A;R1 USED FOR SUBBCLRC;CHECK FOR ALPHA CHAR		MOV	R1,A			
MOV A,#39H SUBB A,R1 MOV A,R1 ;A = NUMERIC CHAR MOV A,R1 ;A = NUMERIC CHAR JNC HEX_LOOP1 ADD A,#07 ;A = ALPHA CHAR LOOP1: MOV P2,#0 ;IN CONJUNCTION WITH MOVX R0/R1 MOVX @R0,A ;WRITE LCD_BUF INC R0 ;BACK AT LCD_BUF+1 MOV P2,#0 ;IN CONJUNCTION WITH MOVX R0/R1 MOVX A,@R0 ;READ LCD_BUF+1 ANL A,#0FH ADD A,#30H MOV R1,A ;R1 USED FOR SUBB CLR C ;CHECK FOR ALPHA CHAR		CLR	с	;CHECK FOR ALPHA CHAR		
SUBBA,R1MOVA,R1MOVA,R1JNCHEX_LOOP1ADDA,#07ADDA,#07JNCP2,#0MOVP2,#0MOVX@R0,AWRITE LCD_BUFINCR0JBACK AT LCD_BUF+1MOVP2,#0JIN CONJUNCTION WITH MOVX R0/R1MOVA,@R0JRADA,WOYA,@R0JIN CONJUNCTION WITH MOVX R0/R1MOVA,@R0JIN CONJUNCTION WITH MOVX R0/R1MOVA,@R0JIN CONJUNCTION WITH MOVX R0/R1MOVA,#0FHADDA,#30HMOVR1,AJIN CON ALPHA CHAR		MOV	A,#39H			
MOV A,R1 ;A = NUMERIC CHAR JNC HEX_LOOP1 ADD A,#07 ;A = ALPHA CHAR LOOP1: MOV P2,#0 ;IN CONJUNCTION WITH MOVX R0/R1 MOVX @R0,A ;WRITE LCD_BUF INC R0 ;BACK AT LCD_BUF+1 MOV P2,#0 ;IN CONJUNCTION WITH MOVX R0/R1 MOVX A,@R0 ;READ LCD_BUF+1 ANL A,#0FH ADD A,#30H MOV R1,A ;R1 USED FOR SUBB CLR C ;CHECK FOR ALPHA CHAR		SUBB	A,R1			
JNC HEX_LOOP1 ADD A,#07 ;A = ALPHA CHAR LOOP1: MOV P2,#0 ;IN CONJUNCTION WITH MOVX R0/R1 MOVX @RO,A ;WRITE LCD_BUF INC R0 ;BACK AT LCD_BUF+1 MOV P2,#0 ;IN CONJUNCTION WITH MOVX R0/R1 MOVX A, @RO ;READ LCD_BUF+1 ANL A,#0FH ADD A,#30H MOV R1,A ;R1 USED FOR SUBB CLR C ;CHECK FOR ALPHA CHAR		MOV	A,R1	;A = NUMERIC CHAR		
ADD A,#07 ;A = ALPHA CHAR LOOP1: MOV P2,#0 ;IN CONJUNCTION WITH MOVX R0/R1 MOVX @R0,A ;WRITE LCD_BUF INC R0 ;BACK AT LCD_BUF+1 MOV P2,#0 ;IN CONJUNCTION WITH MOVX R0/R1 MOVX A,@R0 ;READ LCD_BUF+1 ANL A,#0FH ADD A,#30H MOV R1,A ;R1 USED FOR SUBB CLR C ;CHECK FOR ALPHA CHAR		JNC	HEX_LOOP1			
LOOP1: MOV P2,#0 ;IN CONJUNCTION WITH MOVX RO/R1 MOVX @RO,A ;WRITE LCD_BUF INC R0 ;BACK AT LCD_BUF+1 MOV P2,#0 ;IN CONJUNCTION WITH MOVX RO/R1 MOVX A,@RO ;READ LCD_BUF+1 ANL A,#0FH ADD A,#30H MOV R1,A ;R1 USED FOR SUBB CLR C ;CHECK FOR ALPHA CHAR		ADD	A,#07	; $A = ALPHA CHAR$		
MOVP2,#0;IN CONJUNCTION WITH MOVX R0/R1MOVX@R0,A;WRITE LCD_BUFINCR0;BACK AT LCD_BUF+1MOVP2,#0;IN CONJUNCTION WITH MOVX R0/R1MOVXA,@R0;READ LCD_BUF+1ANLA,#0FH	LOOP1:					
MOVX@R0,A;WRITE LCD_BUFINCR0;BACK AT LCD_BUF+1MOVP2,#0;IN CONJUNCTION WITH MOVX R0/R1MOVXA,@R0;READ LCD_BUF+1ANLA,#OFH		MOV	P2,#0	; IN CONJUNCTION WITH MOVX RO/R1		
INC R0 ;BACK AT LCD_BUF+1 MOV P2,#0 ;IN CONJUNCTION WITH MOVX R0/R1 MOVX A, @R0 ;READ LCD_BUF+1 ANL A,#0FH ADD A,#30H MOV R1,A ;R1 USED FOR SUBB CLR C ;CHECK FOR ALPHA CHAR		MOVX	@RO,A	;WRITE LCD_BUF		
MOVP2,#0;IN CONJUNCTION WITH MOVX R0/R1MOVXA, @R0;READ LCD_BUF+1ANLA,#0FH		INC	RO	;BACK AT LCD_BUF+1		
MOVXA, @R0;READ LCD_BUF+1ANLA, #OFHADDA, #30HMOVR1, A;R1 USED FOR SUBBCLRC;CHECK FOR ALPHA CHAR		MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1		
ANL A,#0FH ADD A,#30H MOV R1,A ;R1 USED FOR SUBB CLR C ;CHECK FOR ALPHA CHAR		MOVX	A,@R0	;READ LCD_BUF+1		
ADD A,#30H MOV R1,A ;R1 USED FOR SUBB CLR C ;CHECK FOR ALPHA CHAR		ANL	A,#OFH			
MOV R1,A ;R1 USED FOR SUBB CLR C ;CHECK FOR ALPHA CHAR		ADD	A,#30H			
CLR C ;CHECK FOR ALPHA CHAR		MOV	R1,A	;R1 USED FOR SUBB		
		CLR	с	;CHECK FOR ALPHA CHAR		

*

÷

÷

	MOV	A,#39H	
	SUBB	A,R1	
	MOV	A,R1	
	JNC	HEX_LOOP2	
	ADD	A,#07	;ALPHA CHAR
L00P2:			
	MOV	P2,#0	; IN CONJUNCTION WITH MOVX R0/R1
	MOVX	@RO,A	;WRITE LCD_BUF+1
	INC	R0	, ,
	MOV	P2,#0	; IN CONJUNCTION WITH MOVX R0/R1
	MOV	A,#EOS	
	MOVX	@RO,A	

```
RET
```

```
ON ENTRY:
```

```
DPTR = LCD ADDRR IE LCD1 / LCD2
```

```
WR:
```

```
JB LCD_ERR,END_LCD_WR
MOV R0,#LCD_BUF
MOV COUNT,#1 ;INIT COUNTER
```

LOOP1:

	PUSH	DPL	
L00P6:			
	CLR	TRO	;STOP TIMER_0
	MOV	TH0,#0	;USED FOR TIMEOUT LOOP
	MOV	TL0,#0	· · · · · · · · · · · · · · · · · · ·
	MOV	DPL,#01	;READ LCD ADDR X0001H
	SETB	TRO	;START TIMER_0
L00P2:			
	MOVX	A, @DPTR	;READ BUSY FLAG, LCD_STAT
	JB	TMOUT, LCD_ERR1	;TIMEOUT HAS OCCURRED
	JB	ACC.7,LCD_LOOP2	;LCD IS BUSY IF $D7 = 1$
	CLR	TRO	;STOP TIMER_0
	POP	DPL	;RESTORE ORIGINAL ADDRESS
	MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
	MOVX	A,@R0	;READ LCD BUFFER
	CJNE	A,#EOS,LCD_LOOPS	3
	SJMP	END_LCD_WR	;EOS FOUND, THEREFORE EXIT
L00P3:			
	MOVX	@DPTR,A	;WRITE TO DISPLAY
	MOV	A,#16	;AFTER 16 CHARS, WRITE TO LINE #2
	CJNE	A, COUNT, LCD_LOOP	24
	MOV	R7,#OFFH	
	DJNZ	R7,\$	
	MOV	R7,#OFFH	
	DJNZ	R7,\$	

-

MOV	A,#LINE_2	
PUSH	DPL	
MOV	DPL,#0	;WRITE LCD X000H CMD_WR
MOVX	@DPTR,A	
POP	DPL	;RESTORE ORIGINAL ADDRESS
MOV	R7,#OFFH	
DJNZ	R7,\$	
MOV	R7,#OFFH	
DJNZ	R7,\$	
SJMP	LCD_LOOP5	

LOOP4:

	MOV	A,#32	;AFTER 32 CHARS, WRITE TO LINE #1
	CJNE	A, COUNT, LCD_LOOP	25
	MOV	A,#LINE_1	
	PUSH	DPL	
	MOV	DPL,#0	;WRITE LCD X000H CMD_WR
	MOVX	@DPTR,A	· ·
	POP	DPL	;RESTORE ORIGINAL ADDRESS
LOOP5:			
	INC	R0	;NEXT CHARACTER TO DISPLAY
	INC	COUNT	
	SJMP	LCD_LOOP1	
ERR1:			
	POP	DPL	;MUST POP OFF STACK, ELSE THE
			;WRONG VALUE IS ON THE STACK
			;FOR THE NEXT INSTRUCTION

MOV	COUNT,#02
-----	-----------

.

LCALL ERR_BEEP

,CD_WR:

	RET
******	***************************************
******	***************************************
LEAR LC	D #1 *
B: THIS	ROUTINE OVERWRITES LCD_BUF *
*******	*****

MOV	R0,#LCD_BUF	
MOV	P2,#0	; IN CONJUNCTION WITH MOVX RO/RI
MOVX	A,@R0	
PUSH	ACC	;SAVE FIRST 2 BYTES OF LCD_BUF
INC	R0	
MOVX	A,@R0	
PUSH	ACC	

MOV	R0,#LCD_BUF					
MOV	A,#CLR_DSP	;CLEAR	DISPLAY	&	RESET	CURSOR
MOVX	@R0,A					
INC	RO					
MOV	A,#0	;EOS				
MOVX	@R0,A					
MOV	DPTR,#LCD1_CMD_WR					

LCALL	LCD_WR					
MOV	R0,#LCD_BUF+1					
MOV	P2,#0	;IN	CONJUNCTION	WITH	MOVX	R0/R1
POP	ACC					
MOVX	@R0,A					
DEC	R0					
POP	ACC					
MOVX	@R0,A					

RET

*****	*****	*****	*****
, , , , , , , , , , , , , , , , , , , ,	*****		

· * * * * * * * * * * * * * * * * * * *		
CLEAR LCD #2	*	
VB: THIS ROUTINE OVERWRITES LCD_BUF	*	

MOV	R0,#LCD_BUF	
MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
MOVX	A,@R0	
PUSH	ACC	;SAVE FIRST 2 BYTES OF LCD_BUF
INC	RO	
MOVX	A,@R0	
PUSH	ACC	
MOV	R0,#LCD_BUF	

:
MOV	P2,#0	;IN CONJUNCTION WITH MOVX RO/R1
MOV	A,#CLR_DSP	;CLEAR DISPLAY & RESET CURSOR
MOVX	@RO,A	•
INC	RO	
MOV	A,#0	;EOS
MOVX	@R0,A	
MOV	DPTR,#LCD2_CMD_WR	
LCALL	LCD_WR	
MOV	R0,#LCD_BUF+1	
MOV	P2,#0	; IN CONJUNCTION WITH MOVX R0/R1
POP	ACC	
MOVX	@R0,A	
DEC	RO	
POP	ACC	
MOVX	@RO,A	

RET

٠

..

	MOV	R0,#LCD_BUF	;DESTINATION REGISTER
LOOP1:			
	MOV	A,#0	
	MOVC	A,@A+DPTR	;READ CODE
	MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
	MOVX	@RO,A	;WRITE TO INTERNAL DATA SPACE
	INC	RO	
	INC	DPTR	
	CJNE	A, #EOS, CODE_LOOP	21
	MOV	A,#0	;ENSURE THAT EOS IS ADDED INTO BUFFER
	MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
	MOVX	@RO,A	

RET

RANSFER DATA FROM INTENAL DATA AREA TO INTERNAL DATA INTO TEMP BUF * *)N ENTRY: * **R1 POINTS TO SOURCE ADDRR** 4 \ TO TEMP: MOV RO,#TEMP BUF ;DESTINATION REGISTER \ LOOP1: MOV A, @R1 ;READ SOURCE BUFFER QRO,A MOV ;WRITE TO INTERNAL DATA SPACE INC R0 INC **R1** A, #EOS, IDATA LOOP1 CJNE RET **3EEP THE BUZZER** ÷ 1 DPL PUSH PUSH DPH DPTR, #BUZZER MOV

MOVX @DPTR, A

POP DPH

WRITE A CERTAIN VALUE TO LEDS	*
	*
ON ENTRY:	*
ACC = VALUE TO WRITE TO LEDS	*
****	***

PUSH	DPL	
PUSH	DPH	
MOV	B, P2	
PUSH	В	
MOV	DPTR,#LED_2	
MOVX	@DPTR,A	
JNB	P1.6,\$;WAIT FOR 'H'
JB	P1.6,\$;WAIT FOR 'L'
POP	В	
MOV	P2,B	
POP	DPH	
POP	DPL	

:

RET

***************************************	**
BEEP THE BUZZER TO INDICATE A PARTICAULAR ERROR. COUNT CONTAINS	*
# OF TIMES TO BEEP.	
2 BEEPS = LCD ERROR	*
3 BEEPS = RAM ERROR, LOWER 256 BYTES	*
4 BEEPS = RAM ERROR, SOMEWHERE IN THE 32K BLOCK	*
5 BEEPS = ROM ERROR	*
6 BEEPS = STACK OVERFLOW	*
	*
ON ENTRY:	*
COUNT = # OF BEEPS	*

3EEP:

L00P1:

LCALL	BEEP
MOV	R0,#0FFH
MOV	R1,#0FFH

JOOP2:

JMP	\$;*****SIT	IN	PERMANENT	LOOP
DJNZ	COUNT, ERR_LOOP1				
DJNZ	R1,ERR_LOOP2				
MOV	R0,#0FFH				
DJNZ	R0,ERR_LOOP2				

.

	RET					
******	****	*****	*****	******	******	*****
						•
******	****	*****	******	******	******	*****
TEST LC	D1					*
******	*****	*****	******	******	*******	*****
ST_LCD1:						
	MOV	R0,#LCD_BUF				
	MOV	R1,#20H				
	MOV	A,#41H				
	MOV	P2,#0	;IN C	CONJUNCTION	WITH MOVX	R0/R1
.00P1:						
	MOVX	@R0,A				
	INC	R0				
	INC	А				
	DJNZ	R1,T_LOOP1				
	LCALL	CLS1				
	MOV	DPTR,#LCD1_DAT_	_wr			
	LCALL	LCD_WR				

RET

٠

-

TAB:

DB	00,04,13,22,31,54,45,27,00,03	;00 - 09	
DB	12,21,30,53,44,26,00,19,46,65	;10 - 19	
DB	56,38,47,39,00,00,00,00,00,00	;20 - 29	
DB	00,00,00,00,00,00,00,00,00,00,00	;30 - 39	
DB	00,02,11,20,29,50,41,23,00,10	;40 - 49	
DB	37,55,66,51,42,24,00,01,28,64	;50 - 59	
DB	67,52,43,25,36,18,09,63,72,00	;60 - 69	
DB	00,00,35,17,08,62,71,00,00,00	;70 - 79	
DB	40,48,49,58,57,00,00,00,00,00	;80 - 89	
DB	00,00,00,00,00,00,00,00,00,00,00	;90 - 99	
DB	00,00,00,00,32,14,05,59,68,00	;100 - 109	
DB	00,00,33,15,06,60,69,00,00,00	;110 - 119	
DB	34,16,07,61,70,00,00,00	;120 - 129	

DB	00,00,00,00,00,00,00,00,84,83	;00 - 09
DB	82,81,79,80,78,76,36,35,34,33	;10 - 19
DB	31,32,30,28,24,23,22,21,19,20	;20 - 29

DB	18,16,12,11,10,09,07,08,06,04	;30 - 39
DB	48,47,46,45,43,44,42,40,60,59	;40 - 49
DB	58,57,55,56,54,52,72,71,70,69	;50 - 59
DB	67,68,66,64,00,00,00,00,00,00	;60 - 69
DB	00,00,77,75,74,73,00,00,00,00	;70 - 79
DB	29,27,26,25,00,00,00,00,17,15	;80 - 89
DB	14,13,00,00,00,00,05,03,02,01	;90 - 99
DB	00,00,00,00,41,39,38,37,00,00	;100 - 109
DB	00,00,53,51,50,49,00,00,00,00	;110 - 119
DB	65,63,62,61,00,00,00,00	;120 - 129

KEY TEMPLATE:

DB	00,00,00,00,00,00,00,00,00,00	;00 - 09
DB	00,00,00,00,00,00,00,00,00,00	;10 - 19
DB	00,00,00,00,00,00,00,00,00,00	;20 - 29
DB	00,00,00,00,00,00,00,00,00,00	;30 - 39
DB	00,00,00,00,00,00,00,00,00,00	;40 - 49
DB	00,00,00,00,00,00,00,00,00,00	;50 - 59
DB	00,00,00,00,00,00,00,00,00,00	;60 - 69
DB	00,00,00,00,00,00,00,00,00,00	;70 - 79
DB	00,00,00,00,00,00,00,00,00,00	;80 - 89
DB	00,00,00,00,00,00,00,00,00,00	;90 - 99
DB	00,00,00,00,00,00,00,00,00,00	;100 - 109
DB	00,00,00,00,00,00,00,00,00,00	;110 - 119

HAPTER 3

DB 00,00,00,00,00,00,00 ;120 - 129

DB '*ADS* THE POWER AT POINT OF SALE',0 MSG1: DB ' THE POWER AT POINT OF SALE',0 SG1: '*****RAM ERROR AT POWER-UP****',0 DB SG2: ' PERFORMING RAM TEST ',0 DB ISG3: 'PASSED RAM TEST! ',0 DB İSG4: 'PASSED RAM TEST!TERM # V1.2',0 DB SG5:

INCLUDE (EQUATES.ASM)

END

102.ASM

INPUT_OUTPUT_MODULE_2

ALL I O ROUTINES IN THIS MODULE

XTRN DATA (COUNT, TEMP BUF, LED COUNT1, LED COUNT2, CRD COUNT)

XTRN BIT (LED_FLAG, LOCK_FLAG, DRAW1_FLAG, TMOUT, CRD_FLAG, CRD_ON_OFF)

XITRN XDATA (LOCK_STAT, DRAW1_STAT, KEY_BUF, RX_BUF, TX_BUF, LED_BUF,

PI-RN XDATA (REC_STAT, DRAW2_STAT, LCD_BUF)

EXTRN CODE (INIT_HARDWARE, LCD_WR, CODE_TO_LCD, BEEP, TEST, KYB_READ) TRN CODE (IDATA TO TEMP, HEX TO ASCII, HEX TO DEC, CLS1)

 I_0_2_SEG
 SEGMENT
 CODE
 ; RELOCATABLE CODE SEGMENT

 RSEG
 I_0_2_SEG

```
*****************
  TRANSFER CARD DATA VIA A PORT PIN. WHEN DATA IS AVAILABLE, DATA
                                                                  *
  LINE IS TAKEN 'L' TO INFORM HOST THAT DATA IA AVAILABLE. DATA IS THEN
                                                                  *
1
  CLOCKED OUT ON THE FALLING EDGE OF THE CLOCK. TRANSFER 1 BYTE FOR THE
:*
  STATUS AND 37 BYTES FOR CARD DATA
l.
                                                                  *
  38 BYTES X 8 BITS = 304 CLOCK PULSES. LSB IS TRANSFERED FIRST.
* IF THERE'S AN ERROR IN READING THE CARD, THEN ONLY THE STATUS BYTE
* IS TRANSFERED TO THE HOST.
 P3.3 = SERIAL CARD DATA FROM CARD READER TO HOST.
 P3.4 = SERIAL DATA CLOCK FROM HOST TO CARD READER.
±*
ť,
* ON ENTRY:
i*
         NOTHING
±*
*
  ON EXIT:
*
         CRD BUF CONTAINS DATA FROM CARD READER
CRD READ:
         JB
                    P3.3, CRD EXIT ;LINE 'H', NO DATA AVAIALBLE
                    CRD_COUNT, #01 ; DEFAULT TO 1 BYTE IN CRD_BUF
         MOV
         MOV
                    R0,#CRD BUF
                                 ;ACC = BYTE READ FROM PORT
         LCALL
                    SER DATA
         MOV
                    P2,#0
                                 ; IN CONJUNCTION WITH MOVX RO/R1
         MOVX
                    @R0,A
                                 ;SAVE STATUS BYTE
         INC
                    R0
                    A,#01,CRD LP2 ;CHK STATUS BYTE, 01=OK OFFH=BAD
         CJNE
                    CRD COUNT, #38 ;USED IN CHK TX BUFFS
         MOV
```

HAPTER 3

			ASSEMBLER CODE L	ISTING
	MOV	R1,#37	;37 DATA BYTES TO TRANSFER	
RD_LP1:				
	LCALL	SER_DATA	;ACC = BYTE READ FROM PORT .	
	MOV	P2,#0	; IN CONJUNCTION WITH MOVX R0/R1	
	MOVX	@RO,A	;SAVE CARD DATA	
l	INC	RO		
	DJNZ	R1,CRD_LP1	;READ 40 BYTES OF CARD DATA	
RD_LP2:				
l	JNB	CRD_ON_OFF, C	CRD_EXIT ; 0 = OFF, 1 = ON	
	SETB	CRD_FLAG	;STILL NEED TO TX STATUS BYTE	
D_EXIT:				
ļ	RET			
*******	******	*****	*************	*****
ł				
*******	******	******	***********	*****
* READ 1	L BYTE FROM	P3.3, CLOCK ON F	23.4	*
*				*
* 1 M/C	CYCLE = 1.	3 USEC. ALLOW FOR	20 M/C CYCLES FOR THE BIT	*
* TRANSM	ISSION LOO	P. ALLOW 100 uSEC	FROM CLK 'H' TO CLK 'L' AND	*
* ALSO 1	LOO USEC FR	OM THE TIME THE E	BIT IS READ TILL THE NEXT CLOCK	*
* TRANSI	SSION			*
*				*
* ON ENT	TRY:			*
*	NOTHING			*
*				*
* ON EXI	T:			*
L				
HAPTER 3		PA	AGE 69	

İ

PAGE 69

			ASSEMBLER CODE LISTING
	ACC = BY	TE READ	*
****	****	****	****
ER_DATA:			
ranne de la constante de	MOV	R2,#08	;8 BITS
-	CLR	A	
ER_LP1:			
and the second second second second second second second second second second second second second second second	SETB	P3.4	;CLK 'H'
and a second second second second second second second second second second second second second second second	LCALL	WAIT	
	CLR	P3.4	;CLK 'L', READ DATA ON FALLING EDGE
	LCALL	WAIT	
and a second s	SETB	P3.3	;SET BIT AS AN INPUT
	MOV	C,P3.3	
	RRC	А	
I	DJNZ	R2,SER_LP1	
	SETB	P3.4	;SET CLK 'H'

RET

1

1

* minimum	****	****	*****
and any star	IT:		
يبيان أوالدواري والموالي	PUSH	ACC	
فتكريب والحادث تسأران	MOV	ACC,#30	
	IT_LP1:		
Construction of the second	DJNZ	ACC,WAIT_LP1	
مهيد ، السائمين	POP	ACC	
			. •
troining an an an an	RET		
*	*****	*****	***************
And and a second second			
*	*****	*****	************
*	******	*****	****************
]			
1	MOV	R1,#8	
_	LP1:		
	MOVX	A, @DPTR	
and the second second second second second second second second second second second second second second second	LCALL	TEST	
and the second second second	INC	DPTR	
-	DJNZ	R1,T_LP1	
	RET		
*:	*****	*****	******

* THE ASCII STRING THAT WE RECEIVE WILL HAVE 8 BYTES FOR LED ON/OFF AND * LED FLASH. THESE 8 BYTES ARE COMPRESSED INTO 4 BYTES, AND PLACED IN * LED BUF. * THE LED BUFFER HAS 8 BYTES, THE FIRST 4 INDICATES WHETHER THE LED IS * ON/OFF, THE NEXT 4 BYTES IS WHETHER THE LED SHOULD FLASH OR NOT. FIRST * LOGICALLY AND OFF THE MSNIBBLE OF EACH BYTE, THEN COMPRESS THE 2 BYTES + INTO 1 BYTE. WE ARE THEREFORE LEFT WITH 2 BYTES FOR LED ON/OFF AND 2 * BYTES FOR LED FLASH. * RO WILL BE USED TO READ FROM RX BUF (8 BYTES) * R1 WILL BE USED TO WRITE TO LED_BUF (4 BYTES) * TRANSFER 8 BYTES FROM RX BUF, COMPRESS THIS INTO 4 BYTES, AND PLACE THE DATA IN LED BUF. SWITCH ON THE RELEVANT LEDS. MESSAGE FORMAT: RX BUF CONTAINS 8 BYTES, FIRST 4 INDICATES IF THE LEDS WILL * BE ON/OFF AND THE NEXT 4 IF THE LEDS WILL FLASH. BOTH LED ON/OFF AND FLASH BITS HAVE TO BE '1' FOR THE ASSOSIATED * LED TO FLASH. LED ON/OFF = '1' MEANS LED IS PERMANENTLY ON *

THE LS NIBBLE OF EACH BYTE REPRESENTS 4 LEDS, WE HAVE TO *
ADD 30H TO THE BYTE SO THAT THE RX ROUTINE DOESN'T CONFFUSE *
THIS WITH A CONTROL CHAR. AFTER RECIEVING THE MESSAGE 30H *
IS STRIPPED FROM THE BYTE, AND 2 BYTES CAN BE COMPRESSED *
INTO 1 BYTE, THEREBY REPRESENTING 8 LEDS. *
LED_BUF THEREFORE ONLY REQUIRES 4 BYTES, 2 = LED ON/OFF *
AND 2 FOR LED FLASH *

******	******	*****	*****	
ED_ON_OFF:				
n - S. M. Andrew .	CLR	LED_FLAG		
an management of the second second second second second second second second second second second second second	MOV	DPTR,#RX_BUF+2	;READ RX DATA, EXCLUDE I/O, TYPE #	
a dan karangan dan karangan dan karangan dan karangan dan karangan dan karangan dan karangan dan karangan dan k	MOV	R1,#LED_BUF	;BUFFER ADDR	
a v a range	MOV	COUNT,#8	;8 BYTE LED BUFFER COUNTER	
ED_LOOP:				
and a second second second second second second second second second second second second second second second	MOVX	A, @DPTR	;READ RX_BUF	
And a contract of the second second second second second second second second second second second second second	ANL	A,#OFH	;MASK OFF MS NIBBLE	
	MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1	
	MOVX	@R1,A	;LOWER 4 BITS INTO LED_BUF	
	DEC	COUNT	;BYTE COUNTER	
n - The Aller	INC	DPTR	;NEXT BYTE IN COMBUF	
er, - velagi den no velagi	MOVX	A, @DPTR	;READ RX_BUF	
	ANL	A,#OFH	;MASK OFF MS NIBBLE	
	SWAP	Α	;SHIFT LEFT BY 4 BITS	
	MOV	B,A	;SAVE ACC	
	MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1	
	MOVX	A, @R1	;READ LED_BUF	
	ORL	Α,Β	;OR NEXT NIBBLE	
	MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1	
serve al que management a se	MOVX	@R1,A	;RESULT INTO LED_BUF	
	INC	DPTR		
	INC	R1	;WRITE TO NEXT ADDR	
	DJNZ	COUNT, LED_LOOP	;NEXT BYTE	
			;TRANSFER FROM 8 BYTE RX_BUF	
			;INTO 4 BYTE LED_BUF COMPLETE	

and and an and an and an and and an and an and an and an and an and an and an and an and an and an and an an an

ASSEMBLER CODE LISTING P2,#0 ; IN CONJUNCTION WITH MOVX R0/R1 MOV RO,#LED BUF MOV ;THERE ARE CASES WHEN LED ON/OFF MOVX A,@R0 ;BIT=0 MOV B,A ;AND FLASH=1, FIRST AND RELEVANT BYTES RO, #LED BUF+2 ;AND BYTES 1 & 3. THEREFORE ENSURE MOV A,@R0 ;THAT IF LED ON/OFF = 0, LED IS OFF MOVX A,B ; IRRESPECTIVE OF LED FLASH BIT ANL ;STORE RESULT AT BYTE 3 LOCATION MOVX @RO,A RO,#LED_BUF+1 MOV MOVX A,@RO ;READ LED BUF, BYTE 2 MOV B,A MOV RO,#LED BUF+3 A,@RO ;READ LED BUF, BYTE 4 MOVX ANL A,B ;STORE RESULT AT BYTE 4 LOCATION 0R0,A MOVX ; IMMEDIATELY AFTER RECEPTION, WRITE ;TO LEDS MOV RO,#LED BUF MOVX A,@RO ;READ LED BUF MOV DPTR,#LED 1 ;OUTPUT LED STATUS TO PORT OPTR, A MOVX INC RO ;READ LED BUF+1 A,@R0 MOVX

MOV DPTR,#LED_2

	MOVX	@DPTR,A	;OUTPUT LED STATUS TO PORT
	MOV	LED_COUNT1,#0	;THIS WILL CAUSE MAIN LOOP TO
			;CALL LED_FLASH
	MOV	LED_COUNT2,#1	
	RET		
1	****	*****	***********
and the second second second second second second second second second second second second second second second			
1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 -	****	*****	***********
and a second second second second second second second second second second second second second second second	MAIN PROGRAM LOOP W	ILL CHECK LED_LOC	OP BYTE, AND WILL UPDATE THE LEDS *
and a second second second second second second second second second second second second second second second	AFTER A CERTAIN PER	IOD OF TIME. THIS	S WILL CREATE THE FLASHING EFFECT *
	****	*****	***************************************
1	_FLASH:		
of the state of the state of the	MOV	P2,#0	; IN CONJUNCTION WITH MOVX R0/R1
of a constraint of the second second second	MOV	R1,#LED_BUF	
and and the second second	MOVX	A, @R1	;BYTE 1, LED ON/OFF
and the second second	MOV	В,А	
a në shekare e me qetj	INC	R1	
in the second decode second decode second	INC	R1	;BYTE 3, LED FLASH
200 million and a second second	MOVX	A, @R1	;READ BYTE 3 FLASH
	XRL	Α,Β	;XOR BYTES 1 AND 3
A CONTRACTOR OF A CONTRACTOR OF A CONTRACTOR OF A CONTRACTOR OF A CONTRACTOR OF A CONTRACTOR OF A CONTRACTOR OF	MOV	R1,#LED_BUF	
	MOVX	@R1,A	;SAVE RESULT OF XOR
	MOV	DPTR,#LED_1	
	MOVX	@DPTR,A	
	INC	R1	;BYTE 2, LED ON/OFF
	MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
1			

.

MOVX	A, @R1	
MOV	B,A	
INC	R1	
INC	R1	;BYTE 4, LED FLASH
MOVX	A, @R1	
XRL	A,B	
MOV	R1,#LED_BUF+1	;BYTE 2, LED ON/OFF
MOVX	@R1,A	;RESULT OF XOR
MOV	DPTR,#LED_2	
MOVX	@DPTR,A	
MOV	LED_COUNT1,#0FFH	;UPDATE LEDS COUNTER
MOV	LED_COUNT2,#0FH	;1.8MHz XTAL
MOV	LED_COUNT2,#09H	;9.216MHz XTAL

RET

.

CK_READ:

DPTR, #LOCK_JMP ; READ CURRENT LOCK AND JUMPER STATUS MOV A, @DPTR MOVX B,A ;SAVE ACC MOV DPTR, #LOCK STAT ; READ PREVIOUS STATUS MOV A, @DPTR MOVX A, B, LOCK1 ;STATUS HAS CHANGED CJNE LOCK EXIT SJMP

.K1:

MOV	А,В				
MOV	DPTR,#LOCK_STAT				
MOVX	@DPTR,A	;SAVE	NEW S	TATUS	
SETB	LOCK_FLAG	;LOCK	STATU	IS HAS	CHANGED
T.CALL	BEEP				

K_EXIT:

RET

**

**

c READ:

	MOV	A,#0	;INIT ACC
	MOV	C,P1.7	;READ CURRENT DRAW STATUS
	RLC	A	
	MOV	B,A	
	MOV	DPTR,#REC_STAT	;READ PREVIOUS STATUS
	MOVX	A, @DPTR	
	CJNE	A,B,NEW_REC_STAT	;REC HAS CHANGED
	SJMP	REC_EXIT	
_REC_STA	T:		
	MOV	А,В	;SAVE CURRENT REC STATUS
	MOVX	@DPTR,A	
	SETB	REC_FLAG	;INDICATES STATUS HAS CHANGED
EXIT:			
	RET		
******	********	*****	*****
*****	****	* * * * * * * * * * * * * * * * * * * *	*****

READ DRAW #1 STATUS. CLOSED = 0, OPEN = 1. USE DRAW1_FLAG * STATUS DICTATED BY EXISTING DRAW MECHANISM. DRAW1_FLAG ONLY INDICATES * THAT THE STATUS OF THE DRAW HAS CHANGED. THE ACTUAL STATUS IS STORED * IN DRAW1_STAT. *

AW1_READ:

	MOV	A,#0	; INIT ACC .
	MOV	C, P1.4	;READ CURRENT DRAW STATUS
	RLC	Α	
	MOV	B,A	
	MOV	DPTR,#DRAW1_STAT	;READ PREVIOUS STATUS
	MOVX	A, @DPTR	
	CJNE	A,B,NEW1_STAT	;DRAW HAS CHANGED
	SJMP	DRAW1_EXIT	
1_STAT:			
	MOV	A,B	;SAVE CURRENT DRAW STATUS
	MOVX	@DPTR,A	
	SETB	DRAW1_FLAG	;INDICATES STATUS HAS CHANGED

AW1_EXIT:

RET

READ DRAW #2 STATUS. CLOSED = 0, OPEN = 1. USE DRAW2_FLAG * STATUS DICTATED BY EXISTING DRAW MECHANISM. DRAW2_FLAG ONLY INDICATES * THAT THE STATUS OF THE DRAW HAS CHANGED. THE ACTUAL STATUS IS STORED * IN DRAW2_STAT. *

WAW2_READ:

.

an she	MOV	A,#0	;INIT ACC	
	MOV	C, P1.6	;READ CURRENT DRAW STATUS	
	RLC	A		
ennersk aget	MOV	B,A		
an a constant a constant a constant a constant a constant a constant a constant a constant a constant a constan	MOV	DPTR,#DRAW2_STAT	;READ PREVIOUS STATUS	
	MOVX	A,@DPTR		
	CJNE	A,B,NEW2_STAT	;DRAW HAS CHANGED	
general de la constante de	SJMP	DRAW2_EXIT		
N2_STAT:				
Contrast and the second second second second second second second second second second second second second se	MOV	А,В	;SAVE CURRENT DRAW STATUS	
a ni tin tin tin	MOVX	@DPTR,A		
	SETB	DRAW2_FLAG	;INDICATES STATUS HAS CHANGED	
.W2_EXIT:				
under state	RET			
******	****	*****	******	

OPEN CAS	SH DRAW #1		*	

W1_OPEN:				

CLR	TRO	;STOP TIMER_0
MOV	THO,#OFAH	;XTAL =1.8MHz FOR TIMEOUT LOOP
MOV	тно,#осзн	;XTAL =9.216MHz FOR TIMEOUT LOOP
MOV	TL0,#0	
SETB	TR0	;START TIMER 0

CLR	P1.3	;SOLENOID ON
JNB	TF0,\$;WAIT FOR TIMEOUT
SETB	P1.3	;SOLENOID OFF
CLR	TMOUT	;REFRER TIMER 0 INT ROUTINE

RET

*:	*****
1	· ·
*1	**************************************
	OPEN CASH DRAW #2
÷	*****

AW2_OPEN:

CLR	TR0	;STOP TIMER_0
MOV	тно,#осзн	;XTAL =9.216MHz FOR TIMEOUT LOOP
MOV	TL0,#0	
SETB	TRO	;START TIMER_0
CLR	P1.5	;SOLENOID ON
JNB	TF0,\$;WAIT FOR TIMEOUT
SETB	P1.5	;SOLENOID OFF
CLR	TMOUT	;REFRER TIMER O INT ROUTINE

RET

LUDE (EQUATES.ASM)

END

COMMS . ASM

ME COMMS_MODULE

LOW LEVEL AS WELL AS UPPER LEVEL COMMS ROUTINES

TRN DATA (COUNT, TEMP_BUF, KEY_COUNT, TX_COUNT, RX_COUNT, LCD_NUM) TRN DATA (LCD_COUNT, TX_BCC, RX_BCC, ADDR1, ADDR2, CRD_COUNT, QUE_COUNT) TN DATA (BIN_ADDR)

 Image: Bit (KEY_FLAG, LOCK_FLAG, DRAW1_FLAG, TX_BUF_FULL, RX_BUF_FULL)

 Image: Bit (LCD_FLAG, BCC_FLAG, IS_DATA, CRD_FLAG, QUE_FLAG, QUE_FULL)

 Image: Bit (CRD on OFF, REC FLAG, DRAW2 FLAG)

RN XDATA (LOCK_STAT, DRAW1_STAT, KEY_BUF, LCD_BUF, TX_BUF, RX_BUF, BUF)

RN XDATA (TX DATA, CRD BUF, KEY_QUE, REC STAT, DRAW2 STAT)

RN CODE (INIT_HARDWARE, LCD_WR, CODE_TO_LCD, BEEP, TEST, KYB_READ)
RN CODE (IDATA_TO_TEMP, HEX_TO_ASCII, HEX_TO_DEC, LED_ON_OFF, LED_FLASH)
RN CODE (LOCK READ, DRAW1 OPEN, DRAW2 OPEN, CLS1, CLS2)

***** HOST ENQUIRY OF TERMINAL STATUS, LOCK, DRAW, RECEIPT

```
ASSEMBLER CODE LISTING
```

```
BIT (ENQ_FLAG, ENQ_FULL)
TRN
mRN XDATA (ENQ_BUF)
BLIC ENQUIRE
_*****
       82530 COMMS CHIP
    DATA (TX82 STAT, COUNT82, RX1 COUNT, RX2 COUNT)
TRN
    BIT (TXBUF1 FULL, TXBUF2 FULL, RXBUF1 FULL, RXBUF2 FULL)
TRN
    XDATA (COM1 TXBUF, COM1 RXBUF, COM2 TXBUF, COM2 RXBUF)
"RN
MS SEG
       SEGMENT CODE
                              ;RELOCATABLE CODE SEGMENT
       RSEG
            COMMS SEG
NB:
                                                             *
    REGISTER BANK 01 IS SELECTED FOR THIS ROUTINE, WHICH IS DEDICATED
                                                             ×
    TO THE COMMS INTERRUPT ROUTINE.
 THE STRING TO BE TRANSMITTED IS CONSTRUCTED IN THIS ROUTINE. TX DATA
                                                             *
 BUFFER MUST BE SCANNED FOR A 'DLE', IF FOUND A 'DLE' MUST BE INSERTED.
                                                             *
 ALSO CALCULATE BCC
                                                             *
 STRING FORMAT: DLE, STX, TEXT, DLE, ETX, BCC
              TEXT = DEVICE \#, DATA
RO USED FOR READING TX DATA BUFFER
R1 USED FOR WRITING TO TX BUF
                                                             4
```

PTER 3

2				
, R3 USE	D IN INTERRU	PT ROUTINE TO COU	NT # OF TRANSMITTED CHARS	*
. TH	IS IS USED IN	N CASE OF A RE-TR	ANSMIT	*
R7 USE	D TO COUNT TH	HE # OF BYTES TRA	NSFERD FROM TX_DATA TO TX_BUF	*
and a set				*
, ON ENI	'RY:			*
P	NOTHING			*
ON EXI	T:			*
■ The second	RO POINTS 7	TO START OF TX_BU	F, USED IN COMMS INT ROUTINE	*
A start of a start of a start of a start of a start of a start of a start of a start of a start of a start of a	TX_COUNT CO	ONTAINS # OF BYTE	S IN TX_BUF	*
ulle manantitus en	TX_BUF CONT	TAINS TRANSMIT DAY	ГА	*
*****	*****	* * * * * * * * * * * * * * * * * * *	*************	×
STRING:				
p and long line and	MOV	A,R1		
a na	PUSH	ACC		
ne militan ne i				
an an an an an an an an an an an an an a	JNB	IS_DATA, INTERME	DIATE_JMP ;0 = NO DATA IN BUFFERS	
afond a fair and a fair and a fair a fair a fair a fair a fair a fair a fair a fair a fair a fair a fair a fair	MOV	TX_COUNT,#0		
neri et dela en en	MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1	
die die merken in de	MOV	R1,#TX_BUF	CREATING TX STRING	
STX:				
in - And when the second second second second second second second second second second second second second s	MOV	A,#DLE	;DLE	
	MOVX	@R1,A		
	INC	TX_COUNT		
	INC	R1	•	
an an an an an an an an an an an an an a				
a management of the second second second second second second second second second second second second second	MOV	A,#STX	;STX	
	MOVX	@R1,A		
PTER 3		PAGE	84	

INC	TX_	COUNT
	_	_

INC R1

PTER 3		PAGE	85
ne y	MOVX	A, @RO	;READ DATA BUFFER
	MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
L00P1:			
an india an Angelan	LJMP	TX_STRING_EXIT	;JMPS ARE OUT OF RANGE
FERMEDIA	TE_JMP:		
	SJMP	TX_LOOP1	
	INC	RO	;NEXT BYTE TO READ FROM TX_DATA
	MOV	R7,A	
	MOVX	A, @RO	;# OF BYTES IN DATA STRING
	MOV	P2,#0	; IN CONJUNCTION WITH MOVX RO/R1
	MOV	RO,#TX_DATA	;READING DATA STRING
	INC	 R1	
	INC	TX_COUNT	
	MOVX	_ @R1,A	
	MOV	A, BIN ADDR	
	OKL	А, D	JACC CONTAINS I BYTE ADDR
	ANL	A,#Urn	ACC CONTRATING 1 DUMP ADDD
	MOV	A, ADDR2	;LS NIBBLE OF ADDR
	MOV	B,A	
	ANL	A,#OFOH	;MS NIBBLE OF ADDR
	SWAP	Α	
	MOV	A,ADDR1	;1 BYTE HEX ADDR
et.	Non	1 10004	

PTER 3

1

	CJNE	A,#DLE,WR_TX_BU	JF
	MOVX	@R1,A	; IF DLE FOUND, INSERT A 2ND DLE
	INC	R1	
	INC	TX_COUNT	
TX_BUF:			
an an an	MOVX	@R1,A	;WR TO TX_BUF
	INC	RO	;NEXT BYTE TO READ
- 	INC	R1	;NEXT BYTE TO WRITE
	INC	TX_COUNT	
- najes jan a	DJNZ	R7,TX_LOOP1	
	CLR	IS_DATA	
E_ETX:			
,	MOV	A,#DLE	;DLE
	MOVX	ØR1,A	
	INC	TX_COUNT	
	INC	R1	
	MOV	A,#ETX	; ETX
	MOVX	@R1,A	
	INC	TX_COUNT	
	INC	R1	
			;START OF BCC CALCULATION
	MOV	RO,#TX_BUF+2	;EXCLUDE 'DLE.STX' FROM BCC
	MOV	R7,#0	;BCC COUNTER
	CLR	BCC_FLAG	
Ê:			
natura - Anna anna	MOVX	A, @RO	;READ TX_BUF
PTER 3		PAGE	E 86

	JB	BCC_FLAG,CHK_ETX	
	CJNE	A,#DLE,CALC_BCC	
	SETB	BCC_FLAG	
	INC	RO	
	SJMP	BCC	;READ NEXT BYTE
K_ETX:			
- an an angel da angel	CJNE	A,#ETX,CALC_BCC	;END OF DATA FIELD
	XRL	A, R7	
a managang na mangang n	ХСН	A, R7	;SAVE BCC INTO R7
- The second second second second second second second second second second second second second second second	SJMP	BCC_COMPLETE	
.c_BCC:			
direct line water to con-	XRL	A, R7	
n manager and an and an an an an an an an an an an an an an	ХСН	A, R7	;SAVE BCC INTO R7
la de la comuna e de la	CLR	BCC_FLAG	
a ke ne ne si ka ne ne si ka ne ne si ka ne ne si ka ne ne si ka ne ne si ka ne ne ne si ka ne ne ne ne ne ne n	INC	RO	
Lorde & and Linderty	SJMP	BCC	
COMPLETI	2:		
and a second state of the	MOV	A, R7	;BCC VALUE
gran "grant and a second	MOVX	@R1,A	WRITE BCC TO TX_BUF
	INC	TX_COUNT	
BYTE:			
	MOV	R3,TX_COUNT	;DON'T CHANGE TX_COUNT, IN CASE RE-TX
	SETB	TX_BUF_FULL	;CLEARED IN INT ROUTINE
:	CLR	P3.5	;ENABLE DS3695 TO TX, GOES THRU 7404
	MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
	MOV	RO,#TX_BUF	;TX FIRST BYTE IN TX_BUF
	MOVX	A, @RO	

-

			ASSEMBLER CODE LISTI	.NG
	MOV	SBUF,A	;START TX PROCESS	
	MOV	RO,#TX_BUF+1	;SET R0 = START ADDR +1 OF TX_BUF	
			;USED IN COMMS INT ROUTINE. FIRST	
			;BYTE IS USED TO INITIATE COMMS INT	
	STRING_EXIT:			
	POP	ACC		
	MOV	R1,A		
	de compañía e contra de			
	RET			
	****	*****	*******	**
	_ ▲★★★★★★★★★★★★★★★★★★★★★★★★★★	* * * * * * * * * * * * * * * * * *	******	**
	NB:			*
	REGISTER BANK 01	1 IS SELECTED FO	R THIS ROUTINE, WHICH IS DEDICATED	*
	TO THE COMMS INT	TERRUPT ROUTINE.		*
				*
	THIS ROUTINE WILL BI	E CALLED FROM CO	MMS INT ROUTINE, TO CHECK THE	*
	VARIOUS BUFFER FULL	FLAGS. IF SET,	TRANSFER DATA TO TX_DATA BUFFER, AND	*
	CLEAR THE CORRESPOND	DING FLAGS.	. .	*
	MAIN TYPE IE I/O	(1 BYTE), SUB TY	TPE (1 BYTE) IE DEVICE TYPE, THIS	*
	FOLLOWED BY THE DATA	A		*
the second second second second second second second second second second second second second second second s				*
	MESSAGE FORMAT FOR T	TX_DATA:		*
	1 BYTE	BINARY TERM	IINAL #	*
	2 BYTE	'I' = INPUT	DEVICE	*
And and a standard standard standard standard standard standard standard standard standard standard standard st	3 BYTE	'K' = KEYBC	DARD AND SCANNERSL, 'L' = LOCK	*
· · · · · · · · · · · · · · · · · · ·		'D' = DRAWE	ER, 'P' = RECEIPT ON/OFF	*
1				

	'S' = SERIAL DEVICE (82530)	*
4 BYTE	IN THE CASE OF THE LOCK INDICATES	*
	LOCK STATUS	*
		*
4 BYTE	IN THE CASE OF THE KEYBOARD INDICATES	*
	KEY AND SCAN DATA, IN SEQUENTIAL ORDER	*
		*
4 BYTE	IN THE CASE OF THE RECEIPT ON/OFF INDICATES	*
	RECEIPT STATUS	*
		*
4 BYTE	IN THE CASE OF THE DRAWERS INDICATES	*
	1 = DRAWER #1	*
	2 = DRAWER #2	*
		*
4 BYTE	IN THE CASE OF SERIAL DEVICE (82530) INDICATES	; *
	1 = RX DATA ON CH A	*
	2 = RX DATA ON CH B	*
		*
5 BYTE	IN THE CASE OF THE DRAWERS INDICATES.	*
	DRAWER STATUS	*
		*
5 BYTE	IN THE CASE OF SERIAL DEVICE (82530) INDICATES	; *
	BINARY # OF BYTES IN RX STRING (EXCLUDE	*
	ACTUAL BINARY#)	*
	· •	*
RO USED FOR READING DA	TA BUFFERS FROM VARIOUS INPUT DEVICES	*
RI USED FOR METTING TO	TY DATA BUFFER	*
VI OPED FOR MELLING TO	- In_onin voiton	

R4 AND	R5 USED FOR	TEMPORY STORAGE OF DP	IR *	
, R6 USE	D FOR GENERAL	COUNTING	*	
R7 USE	D AS A COUNTE	R FOR THE NUMBER OF B	YTES IN TX_DATA STRING *	
, TH	IS IS USED IN	TX_STRING, WHEN CHECK	KING FOR A 'DLE' *	
****	*****	*****	*******	
TX_BUF	FS:			
4	MOV	A,R1	;SAVE RO AND R1	
	PUSH	ACC		
	MOV	A,RO		
	PUSH	ACC		
	JB TX_BUF_FULL, INTER_CHK_EXIT1 ;TX_BUFFER IS FULL			
	MOV	R7,#0		
	MOV	P2,#0	;CONJUNCTION WITH MOVX R0/R1	
	MOV	R1,#TX_DATA+1	CREATING TX_DATA STRING	
	MOV	A,#'I'	;MAIN TYPE, INPUT	
	MOVX	@R1,A		
	INC	R1		
je se riterati	INC	R7		
LOCK:				
	JNB	LOCK_FLAG,CHK_KYB	;LOCK STATUS HASN'T CHANGED	
	JNB	LOCK_FLAG,CHK_KEY_QUI	E ;LOCK STATUS HASN'T CHANGED	
	CLR	LOCK_FLAG		
	MOV	P2,#0	; IN CONJUNCTION WITH MOVX R0/R1	
	MOV	A,#'L'	;SUB TYPE, LOCK	
PTER 3		PAGE 90		

	MOVX	@R1,A	
	INC	R1	;NEXT BYTE TO WRITE
	INC	R7	
	MOV	R0,#LOCK_STAT	;READ STATUS
	MOVX	A,@R0	
	MOVX	@R1,A	
	INC	R7	
	LJMP	CHK_EXIT	
****	*****	******	*********
REFER ?	TO ADD_QUE FO	OR MORE DETAILS ON KEY	DATA *
*****	******	*****	*********
K_KYB:			
An	JNB	KEY_FLAG,CHK_CRD	;NO KEYS DEPRESSED
	CLR	KEY_FLAG	
	MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
	MOV	R0,#KEY_BUF	;SOURCE ADDRR
			•
	MOV	A,#'K'	;SUB TYPE, KEY ENTRY
	MOVX	@R1,A	
	INC	R1	;NEXT BYTE TO WRITE
	INC	R7	
K_LOOP1	:		
P VE Kon . gdamek	MOVX	A,@R0	;TRANSFER FROM KEY_BUF TO
- Anna Carlos	MOVX	@R1,A	;TX_DATA BUFFER
	INC	RO	
14	INC	Rl	
Kal Pelana yan			
TER 3		PAGE 91	

			ASSEMBLER CODE LISTING
	INC	R7	
	DJNZ	KEY_COUNT, CHK_LOOP1	;NEXT BYTE TO TRANSFER
	MOV	KEY_COUNT,#0	;CLEAR COUNTER
	LJMP	CHK_EXIT	
K_KEY_QUE			
n gang	JNB	QUE_FLAG,CHK_CRD	;NO KEY/SCAN DATA
en of the Printer	CLR	QUE_FLAG	
	CLR	QUE_FULL	
	MOV	P2,#0 ;	IN CONJUNCTION WITH MOVX R0/R1
	MOV	R0,#KEY_QUE	;SOURCE ADDRR
	MOV	A,#'K'	;SUB TYPE, KEY/SCAN ENTRY
	MOVX	@R1,A	
	INC	R1	;NEXT BYTE TO WRITE
	INC	R7	
L00P1:			
an fan fan fan fan fan fan fan fan fan f	MOVX	A, @RO	;TRANSFER FROM KEY_BUF TO
4	MOVX	@R1,A	;TX_DATA BUFFER
en Store and	INC	RO	· · · · · · · · · · · · · · · · · · ·
	INC	R1	
NE I VI Malant - A Ne	INC	R7	
n de venteral en en estatue	DJNZ	QUE_COUNT, CHK_LOOP1	;NEXT BYTE TO TRANSFER
	MOV	QUE_COUNT,#0	;CLEAR COUNTER
5 164 - 16 10 10 10 10 10 10 10 10 10 10 10 10 10	LJMP	CHK_EXIT	
ER_CHK_E	XIT1:		
	LJMP	CHK_EXIT1	;INTERMEDIATE JMP
_CRD:			,

PTER 3

-

PAGE 92

	JNB	CRD_FLAG,CHK_REC	;NO CARD ENTRY
ş	CLR	CRD_FLAG	
***	*****		
	MOV	P2,#0	; IN CONJUNCTION WITH MOVX R0/R1
	MOV	R0,#CRD_BUF	;SOURCE ADDRR
	MOVX	A, @R0	;TRANSFER FROM CRD_BUF TO
	CJNE	A,#01,CHK_CRD10	
	MOV	CRD_COUNT,#38	
	SJMP	CHK_CRD11	
K_CRD10:			
an an an an an an an an an an an an an a	MOV	CRD_COUNT,#01	
CRD11:			
*****	*****		
	MOV	P2,#0	; IN CONJUNCTION WITH MOVX R0/R1
a na	MOV	R0,#CRD_BUF	;SOURCE ADDRR
	MOV	A,#'C'	;SUB TYPE, MAGNETIC CARD ENTRY
	MOVX	@R1,A	
	INC	R1	;NEXT BYTE TO WRITE
	INC	R7	
CRD1:			
	MOVX	A, @R0	;TRANSFER FROM CRD_BUF TO
	MOVX	@R1,A	;TX_DATA BUFFER
	INC	RO	
	INC	R1	
	INC	R7	
	DJNZ	CRD COUNT, CHK CRD1	;NEXT BYTE TO TRANSFER

TER 3
	MOV	CRD_COUNT,#0	;CLEAR COUNTER
	LJMP	CHK_EXIT	
REC:			•
- - 	JNB	REC_FLAG,CHK_DRAW1	;RECEIPT STATUS HASN'T CHANGED
- 	CLR	REC_FLAG	
	MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
	MOV	R0,#REC_STAT	
	MOV	A,#'P'	;SUB TYPE, REC STATUS
a manufactor a	MOVX	@R1,A	
	INC	R1	;NEXT BYTE TO WRITE
	INC	R7	
· true	MOVX	A,@R0	;READ STATUS
	MOVX	@R1,A	;WRITE TO TX_BUF
	INC	R7	
	LJMP	CHK_EXIT	
K_DRAW1:			
	JNB	DRAW1_FLAG,CHK_DRAW2	;DRAW STATUS HASN'T CHANGED
	CLR	DRAW1_FLAG	
	MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
	MOV	R0,#DRAW1_STAT	
	MOV	A,#'R' .	;SUB TYPE, DRAW STATUS
	MOVX	@R1,A	
the second second second second second second second second second second second second second second second s	INC	R1	;NEXT BYTE TO WRITE
	INC	R7	
			-

APTER 3

FEREN

L

and and the second	MOV	A,#'1'	;DRAW #1
	MOVX	@R1,A	
and a set of the set o	INC	R1	;NEXT BYTE TO WRITE
a an an an an an an an an an an an an an	INC	R7	
and and set of the set			
	MOVX	A,@R0	;READ STATUS
, 4° - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 1	MOVX	@R1,A	;WRITE TO TX_BUF
	INC	R7	
and the second second second	LJMP	CHK_EXIT	
K_DRAW2:			
	JNB	DRAW2_FLAG,CHK_ENQ_BUF	;DRAW STATUS HASN'T CHANGED
(- M. co. game ().	CLR	DRAW2_FLAG	,
and the state of the second second second second second second second second second second second second second	MOV	P2,#0 ;	IN CONJUNCTION WITH MOVX R0/R1
 all second and all seco	MOV	R0,#DRAW2_STAT	
	MOV	A,#'R'	;SUB TYPE, DRAW STATUS
	MOVX	@R1,A	
	INC	R1	;NEXT BYTE TO WRITE
	INC	R7	
	MOV	A,#'2'	;DRAW #2
	MOVX	@R1,A	
	INC	R1	;NEXT BYTE TO WRITE
911 - State of a	INC	[°] R7	
	MOVX	A,@RO	;READ STATUS
	MOVX	@R1,A	;WRITE TO TX_BUF

			ASSEMBLER CODE LISTING
	INC	R7	
	LJMP	CHK_EXIT	
ENQ_BU	F:		
	JNB	ENQ_FULL, CHK_RXCOM1	;NO HOST ENQUIRY
	MOV	R6,#4	
	MOV	P2,#0	; IN CONJUNCTION WITH MOVX
/R1			
	MOV	RO,#ENQ_BUF	;SOURCE ADDRR
2	MOV	A,#'E'	;SUB TYPE, ENQUIRY
	MOVX	@R1,A	
al an an an an an an an an an an an an an	INC	R1	;NEXT BYTE TO WRITE
a mana a transforma de la companya d	INC	R7	
_TX_LOO	P2:		
	MOVX	A, @R0	;TRANSFER FROM ENQ_BUF TO
	MOVX	@R1,A	;TX_DATA BUFFER
	INC	RO	
	INC	R1	
- and for sector and	INC	R7	
	DJNZ	R6,CHK_TX_LOOP2	;NEXT BYTE TO TRANSFER
	CLR	ENQ_FULL	
	LJMP	CHK_EXIT	
K_RXCOM1	:		
	JNB	RXBUF1_FULL,CHK_RXCOM2	;NO DATA FROM CH A OF 82530
	MOV	A,#'S'	;SUB TYPE, SERIAL DEVICE
	MOVX	@R1,A	
	INC	R1	;NEXT BYTE TO WRITE

PAGE 96

			ASSEMBLER CODE LISTING
	INC	R7	
a na staning a stanin			
el an	MOV	A,#'1'	;COM1
	MOVX	@R1,A	
and the second second second second second second second second second second second second second second second	INC	R1	;NEXT BYTE TO WRITE
n - La companya	INC	R7	
and "even. Alex a			
ana da	MOV	A,RX1_COUNT	;# OF BYTES IN DATA FIELD
e ne ann ann ann a	MOV	R6,A	;R6 USED IN TRANSFER LOOP
	MOVX	@R1,A	
and a second second second second second second second second second second second second second second second	INC	R1	;NEXT BYTE TO WRITE
111 W. 111 W.	INC	R7	
a ann an Anna a			
2 metalonale language	MOV	DPTR,#COM1_RXBUF	
and the second se	LCALL	TRANS_DATA	;TRANSFER FROM COMXBUF TO TXBUF
N. (M. 101 - 100)	CLR	RXBUF1_FULL	
dan ku	MOV	RX1_COUNT,#0	
	SJMP	CHK_EXIT	
K_RXCOM2	:		
, per a la martin aviga	JNB	RXBUF2_FULL, CHK_EXIT1	; NO DATA FROM CH B OF 82530
nan - I Alland Made	MOV	A,#'S'	;SUB TYPE, SERIAL DEVICE
1 Mar - Marata Carlos - 14	MOVX	@R1,A	
	INC	R1	;NEXT BYTE TO WRITE
a vyvě a vyvě	INC	R7	
ne a culture de la culture de			
9	MOV	A,#'2'	;COM2
han Malan ger Your	MOVX	@R1,A	

^APTER 3

.

PAGE 97

INC	R1	;NEXT BYTE TO WRITE
INC	R7	
MOV	A,RX2_COUNT	;# OF BYTES IN DATA FIELD
MOV	R6,A	;R6 USED IN TRANSFER LOOP
MOVX	@R1,A	
INC	R1	;NEXT BYTE TO WRITE
INC	R7	
MOV	DPTR,#COM2_RXBUF	
LCALL	TRANS_DATA	;TRANSFER FROM COMXBUF TO TXBUF
CLR	RXBUF2_FULL	
MOV	RX2_COUNT,#0	
SJMP	CHK_EXIT	
MOV	R1,#TX_DATA	;THERE IS DATA TO TRANSMIT
MOV	P2,#0	; IN CONJUNCTION WITH MOVX R0/R1
MOV	A, R7	;# OF BYTES IN DATA STRING
MOVX	@R1,A	
SETB	IS_DATA	; INDICATES TO TX_STRING THAT
POP	ACC	
MOV	R0,A	
POP	ACC	
MOV	R1,A	

EXIT:

EXIT1:

```
ASSEMBLER CODE LISTING
```

RET

TRANSFER DATA STRING FROM 1 BUFFER TO ANOTHER IN XDATA MEMORY. DPTR POINTS TO SOURCE BUFFER -R1 POINTS TO TX DATA BUFFER OF 8032 * R6 IS USED TO COUNT # OF BYTES TO TRANSFER ON ENTRY: DPTR POINTS TO SOURCE BUFFER (COM1/2 RXBUF) R6 = # OF BYTES TO TRANSFER ON EXIT: TX BUF (8032) WILL CONTAIN DATA FROM COM1/2 RXBUF IS DATA: ;READ FROM COM1/2 RXBUF MOVX A,@DPTR INC DPTR ;WRITE TO TX DATA BUFFER MOVX @R1,A INC R1 R7 INC

DJNZ R6, TRANS_DATA

RET

			ASSEMBLER CODE LISTING
*******	**********	*****	*************
TEST CO	MMS		*
******	*********	*****	* * * * * * * * * * * * * * * * * * * *
I_COMMS:			
	MOV	R0,#TX_BUF	
	MOV	R1,#20H	
	MOV	A,#30H	
	MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
00P1:			
	MOVX	@RO,A	
	INC	RO	
	INC	Α	
	DJNZ	R1,T_LOOP1	
			;TX_BUF NOW CONTAINS STRING
	SETB	PSW.3	;SELECT REGISTER BANK 1, 8H - FH
	MOV	TX_COUNT,#20H	;USED IN COMMS INT ROUTINE
	MOV	R3,TX_COUNT	;DON'T CHANGE TX_COUNT, IN CASE RE-TX
	MOV	R0,#TX_BUF	;SET RO = START ADDR OF TX_BUF
			USED IN COMMS INT ROUTINE
	CLR	PSW.3	;SELECT REGISTER BANK 0
	SETB	TX_BUF_FULL	;CLEARED IN INT ROUTINE
	CLR	P1.7	;ENABLE DS3695 TO TX, GOES THRU 7404
	CLR	P3.5	;ENABLE DS3695 TO TX, GOES THRU 7404
	MOV	SBUF,#OFH	;START TX PROCESS

PAGE 100

RET

**************** THIS ROUTINE CHECKS IF RX BUF FULL FLAG IS SET, INDICATING THAT DATA * HAS BEEN RECEIVED * × MESSAGE FORMAT: * 1 BYTE 'O' = OUTPUT DEVICE * × 2 BYTE 'L' = LEDS, 'D' = DISPLAY, 'B' = BUZZER * 'R' = DRAWER, 'C' = CARD READER, 'E' = HOST* ENQUIRY, 'S' TRANSMIT STRING FOR 82530 * * 3 BYTE IN THE CASE OF AN LCD STRING INDICATES * 0 = BOTH DISPLAYS÷ 1 = LCD 12 = LCD 2* 3 BYTE IN THE CASE OF THE DRAWERS INDICATES * 1 = DRAWER #1* 2 = DRAWER #2* ÷ IN THE CASE OF THE CARD READER * 3 BYTE '1' = TRANSMIT CARD DATA, ie READ CARD ÷ '0' = DON'T TRANSMIT CARD DATE ie DON'T READ × *

PAGE 101

TER 3

3 BYTE	IN THE CASE OF A HOST ENQUIRY	*
	'R' = DRAWER STATUS	*
	'L' = LOCK STATUS	*
	'P' = RECEIPT STATUS	*
		*
3 BYTE	IN THE CASE OF TX STRING FOR 82530	*
	BINARY # OF DATA BYTES IN DATA FIELD	*
	+ CMD/DATA BYTE (# OF DATA BYTES +1 FOR C/D)	*
		*
4 BYTE	IN THE CASE OF THE DRAWERS INDICATES	*
	'1' = DRAWER #1	*
	'2' = DRAWER #2	*
		×
4 BYTE	IN THE CASE OF TX STRING FOR 82530	*
	'1' = COM1	*
	'2' = COM2	*
		*
5 BYTE	IN THE CASE OF TX STRING FOR 82530	*
	'C' = COMMAND STRING	*
	'D' = DATA STRING	*
		*
R0 USED FOR READING		*
R1 USED FOR WRITING TO	BUFFER	*
COUNT USED TO COUNT # (OF BYTES TO TRANSFER FROM RX_BUF TO OUTPUT_BUF	*
*****		***
RX BUFFS:		
- <u>-</u>		

RX_BUF_FULL,CHK_BUFS ;DATA AVAIALBALE IN RX_BUF \mathbf{JB}

TER 3

-

	LJMP	CHK_RX_EXIT1	
BUFS:			
	MOV	DPTR,#RX_BUF	
	MOVX	A, @DPTR	;READ RX_BUF
	INC	DPTR	
	CJNE	A,#'O',INTERMED	IATE_RX_EXIT ;NOT FOR AN OUTPUT DEVICE
	MOVX	A, @DPTR	;READ RX_BUF
	INC	DPTR	
LEDS:			
	CJNE	A,#'L',CHK_LCD	;LED'S
	LCALL	LED_ON_OFF	;TRANSFER FROM RX_BUF TO LED_BUF
	LJMP	CHK_RX_EXIT	
LCD:			
	CJNE	A,#'D',CHK_BUZ	;LCD'S
	SETB	LCD_FLAG	
	MOV	LCD_COUNT,#0	
	MOVX	A, @DPTR	;READ LCD #(1/2/BOTH) FROM RX_BUF
	MOV	LCD_NUM,A	;LCD NUMBER
	INC	DPTR	
	DEC	RX_COUNT	;REMOVE 'OD1/2' FROM RX_COUNT
	DEC	RX_COUNT	
	DEC	RX_COUNT	
	MOV	R1,#LCD_BUF	;TRANSFER FROM TX_BUF TO LCD_BUF
	MOV	P2,#0	; IN CONJUNCTION WITH MOVX R0/R1
L00P2:			
	MOV	A,RX_COUNT	
	CJNE	A,#0,CHK0	;# OF CHAR IN RX_BUF

TER 3

PAGE 103

ASSEMBLER CODE LISTING

			ASSEMBLER CODE LISTING
an la control and an and an	SJMP	ADD_EOS	
? :			
n nga na nga nga nga nga nga nga nga nga	MOV	A,LCD_COUNT	
	CJNE	A,#32,CHK1	;MAX OF 32 BYTES IN LCD_BUF
nerveni i	SJMP	ADD_EOS	
1:			
A.I. Some hour show	MOVX	A, @DPTR ;	READ RX_BUF
n na man garange na garange na garange na garange na garange na garange na garange na garange na garange na ga		;	CLEAR THE DISPLAY, BY SENDING AN EMPTY
an an a' an a' an a' an a' an a' an a' an a' an a' an a' an a' an a' an a' an a' an a' an a' an a' an a' an a'		;	MESSAGE TO THE DISPLAY.
	CJNE	A,#DLE,CHK_SPAC	E ;ETX REACHED, PLACE EOS
A CARACTER CONTRACTOR OF A CARACTER OF A	SJMP	ADD_EOS	
SPACE:			
	CJNE	A,#HT,WR_LCD_BU	JF ;CHK FOR HT, ie SPACES
	DEC	RX_COUNT	;ELSE 2 EXTRA CHARS ARE TRANSFERED
n a comme a comme a comme a comme a comme a comme a comme a comme a comme a comme a comme a comme a comme a com	DEC	RX_COUNT	;TO LCD_BUF
and in the second second second second second second second second second second second second second second s	INC	DPTR	;FIND # OF SPACES TO INSERT
чт. 	MOVX	A,@DPTR	
	ANL	A,#03FH	;MASK OFF MS 2 BITS, ACC = # OF ' '
ан ана но	MOV	B,A	
navy make	INC	DPTR	
SPACE:			
	MOV	A,#' '	
	MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
	MOVX	@R1,A	WRITE SPACES TO LCD_BUF
	INC	R1	;INSERT NEXT SPACE
	INC	LCD_COUNT	;COUNT # OF BYTES IN LCD_BUF
	MOV	A,#32	;ENSURE ONLY 32 BYTES IN LCD_BUF
TER 3		PAGE	104

ł

		ASSEM	BLER C	CODE LI	STING
A,LCD_COUNT,INS_	NEXT_SPACE;MAX	OF 32	BYTES	IN LCE)_BUF
ADD_EOS					
B, INS_SPACE					
CHK_LOOP2					
P2,#0	;IN CONJUNCTION	WITH	MOVX	R0/R1	
@R1,A	WRITE TO OUTPU	JT_BUF			
DPTR					
R1					
LCD_COUNT	;COUNT # OF BYT	TES IN	LCD_B	UF	
RX_COUNT, CHK_LOO	DP2			•	
A,#0	;EOS				
P2,#0	;IN CONJUNCTION	N WITH	MOVX	R0/R1	
@R1,A					
CHK_RX_EXIT					

BUZ:

EOS:

CJNE	A,#'B',CHK_DRAWER1	;BUZZER
LCALL	BEEP	
SJMP	CHK_RX_EXIT	

'RMEDIATE_RX_EXIT:

CJNE

SJMP

 \mathbf{DJNZ}

SJMP

MOV

MOVX

INC

INC

INC

DJNZ

MOV

MOV

MOVX

SJMP

NEXT_SPACE:

CD_BUF:

SJMP	CHK	RX	EXIT
			-

DRAWER1:

CJNE	A,#'R',CHK_CARD	;NOT A	DRAWER	OPEN	COMMAND
MOVX	A, @DPTR				
CJNE	A,#'1',CHK_DRAWER2				

TER 3

Andre	LCALL	DRAW1_OPEN	
	SJMP	CHK_RX_EXIT	
DRAWER2	:		
	CJNE	A,#'2',CHK_RX_EXIT	
	LCALL	DRAW2_OPEN	
	SJMP	CHK_RX_EXIT	
CARD:			
	CJNE	A,#'C',CHK_ENQUIRE	;CARD STATUS, ON = 31H, OFF = 30H
	MOVX	A,@DPTR	
	CJNE	A,#'0',CARD_ON	
	CLR	CRD_ON_OFF	;DON'T TX CARD DATA
	SJMP	CHK_RX_EXIT	
d_on:			
	CJNE	A,#'1',CHK_RX_EXIT	
	SETB	CRD_ON_OFF	;TX CARD DATA
	SJMP	CHK_RX_EXIT	
ENQUIRE	:		
	CJNE	A,#'E',CHK_COMX	;STATUS ENQUIRY FROM HOST
	SETB	ENQ_FLAG	;MAIN LOOP CHKS THIS FLAG
	SJMP	CHK_RX_EXIT	
COMX:			
	CJNE	A,#'S',CHK_RX_EXIT	;CMD/DATA FOR COM1/2 ON 82530
	LCALL	RXBUF_COMXBUF	;TRANSFER FROM RXBUF TO
/2_BUF			
	SJMP	CHK_RX_EXIT	
RX_EXIT	•		
	CLR	RX_BUF_FULL	;SET IN INT ROUTINE
TER 3		PAGE 106	

C. Mainte

```
RX_EXIT1:
```

ļ

ł

RET

-

***************************************	*
***************************************	¥
TRANSFER FROM RX_BUF(8032) TO COMX_BUF(82530)	¥
R6 AND R7 IS USED FOR TEMPORY STORAGE OF DPTR	*
	*
ON ENTRY:	×
DPTR POINTS TO SOURCE BUFFER (RX_BUF)	*
	*
ON EXIT:	*
COMX_BUF CONTAINS RELEVANT DATA	*
TXBUF1/2_FULL IS SET (USED WHEN TRANSMITTING VIA 82530)	*
***************************************	*

'F_COMXBUF:

	MOVX	A,@DPTR	;CHK IF COM1 / COM2
	INC	DPTR	
COM1:			
	CJNE	A,#'1',CHK_COM2	;CMD/DATA FOR COM1
	MOVX	A,@DPTR	;# OF BYTES TO TRANSFER
	MOV	B,A	;ENSURE NOT > 50 BYTES
	MOV	A,#50	
	CLR	с	
	SUBB	Α,Β	-

TER 3

			ASSEMBLER CODE LISTING
	JNC	COM1_LP1	
	MOV	A,#50	
	MOVX	@DPTR,A	;OVERWRITE # OF BYTES TO TX
	MOV	B,A	
LP1:			
	MOV	R5,B	;# OF BYTES TO TRANSFER
i	MOV	R4,#01	;USED TO SET TXBUF1_FULL
	PUSH	DPL	
	PUSH	DPH	
	MOV	DPTR,#COM1_TXBUF	
	MOV	R6,DPL	;SAVE COM1_TXBUF
	MOV	R7,DPH	
	POP	DPH	
	POP	DPL	
	SJMP	RXBUF_LP1	
COM2:			
	CJNE	A,#'2',RXBUF_EXIT	;CMD/DATA FOR COM2
	MOVX	A, @DPTR	;# OF BYTES TO TRANSFER
	MOV	Β,Α	;ENSURE NOT > 50 BYTES
	MOV	A,#50	
	CLR	С	
	SUBB	А,В	
	JNC	COM2_LP1	
	MOV	A,#50	
	MOVX	@DPTR,A	;OVERWRITE # OF BYTES TO TX
	MOV	B,A	

L

2_LP1:			
a dense a la della contra	MOV	R5,B	;# OF BYTES TO TRANSFER
	MOV	R4,#02	;USED TO SET TXBUF2_FULL
Posta de Contrada de	PUSH	DPL	
n	PUSH	DPH	
	MOV	DPTR,#COM2_TXBUF	
14.	MOV	R6,DPL	;SAVE COM2_TXBUF
	MOV	R7,DPH	
	POP	DPH	
	POP	DPL	
UF_LP1:			
	MOVX	A,@DPTR	;READ SOURCE ADDR
	INC	DPTR	
	PUSH	DPL	;SAVE DPTR
	PUSH	DPH	
	MOV	DPL,R6	
	MOV	DPH,R7	
	MOVX	@DPTR,A	;WRITE DESTINATION ADDR
	INC	DPTR	
	MOV	R6,DPL	;SAVE DESTINATION ADDR
	MOV	R7,DPH	
	POP	DPH	;RESTORE SOURCE ADDR
	POP	DPL	
	DJNZ	R5,RXBUF_LP1	
_TXBUF_F	ULL:		
	CJNE	R4,#01,CHK_TXBUF2	
	SETB	TXBUF1_FULL	

PTER 3

	ar ent			
	No column state (see	SJMP	RXBUF_EXIT	
	TXBUF2:			
	a na chuire ann an t-shear	CJNE	R4,#02,RXBUF_EX	IT
	uk de minumente en la deminue en la dem	SETB	TXBUF2_FULL	
,	F_EXIT:			
	, wa way for the set of the set o			
		RET		
	**************************************	****	*****	***************************************
and a second second				
1997 - 1997 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 - 1998 -	******	*****	*****	***************************************
Contraction of the	HOST RE(QUEST VARIOU	S INPUT STATUS CO	ONDITIONS IE LOCK, DRAW ETC
and the second second second	THE 4 BY	TES WILL BE	IN FOLLOWING SEG	QUENCE:
	DRAV	1_STAT, DRAM	W2_STAT, RECEIPT_	_STAT, LOCK_STAT
1 1 1	********	******	*****	***************************************
a de la companya de la compa	UIRE:			
ALCO DEMANDARY		JNB	ENQ_FLAG, ENQ_EXI	IT
and an and the second second		MOV	DPTR,#ENQ_BUF	
and comparison of the	·	MOV	R0,#DRAW1_STAT	
		MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
		MOVX	A,@R0	
		MOVX	@DPTR,A	
Contraction of the		INC	DPTR	
		MOV	R0,#DRAW2_STAT	
-		MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
		MOVX	A, @RO	
		MOVX	@DPTR,A	

.

a she fatta the	INC	DPTR			
n vienne v	MOV	R0,#REC_STAT	;RECEIPT ON/OFF		
Advantation of the second	MOV	P2,#0	;IN CONJUNCTION	WITH MOVX	R0/R1
of the second second second second second second second second second second second second second second second	MOVX	A, @RO			
- Wantana	MOVX	@DPTR,A			
de activitados de la construcción de la construcción de la construcción de la construcción de la construcción d	INC	DPTR			
and a second second second second second second second second second second second second second second second					-
n al 2 m denne and a pro-	MOV	R0,#LOCK_STAT			
an markatika in	MOV	P2,#0	;IN CONJUNCTION	WITH MOVX	R0/R1
an Almonta	MOVX	A, @RO			
and an and the state of the sta	MOVX	@DPTR,A			
n na shekarar	CLR	ENQ_FLAG			
and link of	SETB	ENQ_FULL	;ENQ_BUF IS NOW	FULL	
EXIT:					
1977 - 1978 - 1979 - 1979 - 1979 - 1979 - 1979 - 1979 - 1979 - 1979 - 1979 - 1979 - 1979 - 1979 - 1979 - 1979 -					
ne en en en en en en en en en en en en e	RET				
******	*****	*****	******	* * * * * * * * * * *	*****

LUDE (EQUATES.ASM)

END

SCAN. ASM

E SCANNER_MODULE

MODULE FOR SLOT SCANNER INTERFACE (OCIA)

LIC TIMEOUT, SCAN_READ, INIT_SCAN, ADD_QUE, CHK_QUE

RN BIT (TMOUT, SCAN_FLAG, QUE_FLAG, KEY_FLAG, QUE_FULL)

'N DATA (SCAN_COUNT, QUE_COUNT, KEY COUNT)

RN XDATA (SCAN BUF, KEY QUE, KEY BUF)

PN CODE (WAIT, TEST, BEEP)

SEG SEGMENT CODE ;RELOCATABLE CODE SEGMENT RSEG SCAN SEG

CALL THIS ROUTINE BEFORE POLLING THE SCANNER OR KEYBOARD, ELSE DATA * WILL BE PLACED IN KEY_BUF OR SCAN_BUF, AND WE WOULD NOT NO WHICH CAME * FIRST. THIS WOULD THEREFORE DEFEAT THE WHOLE AIM OF THE KEY_QUE, WHICH * ENSURES THAT THE KEY/SCAN DATA IS IN THE SEQUENCE AS IT WAS INPUT BY *

THE USI	ER.			*
and the second second second second second second second second second second second second second second second				*
CHECK	IF THE KEY QU	JE CAN ACCOMAODAT	E MORE SCAN OR KEY DATA	*
phage can more c				*
ON ENTI	RY:			*
	ACC = 'K'	NDICATES KEY DAT	A	*
And the second se	'S']	INDICATES SCAN DA	ТА	*
ere men en				*
ON EXIT	[: .			*
	QUE_FULL FI	AG WILL BE SET I	F KEY_QUE IS FULL	*
******	***********	*****	*************************	******
QUE:				
KEY:				
i Bi ¹ wine ² v tomotour	CJNE	A, #'K', CHK_SCAN	CHK IF KEY OR SCAN DATA	
ne en en en en en en en en en en en en e	CLR	C	;CHK IF KEY_QUE IS FULL	
a dava na da angla d	MOV	A,QUE_COUNT		
	ADD	A, KEY_COUNT		
	MOV	B,A		
	CUPP	A,#24		
and a second second second second second second second second second second second second second second second	SUBB	A, B	VEV OUE TO FULL	
energies	стир	CHK_QUE_FULL	, KEI_QUE IS FULL	
SCAN.	SUMP	CIIK_QUE_EXIT		
	CINE	A #'S' CHK OUE	EXIT • 1 KEY OR SCAN DATA THE	N FRROR
	CLR		CHK IF KEY OUF IS FULL	
- ver- universite in the state	MOV	A OUE COUNT	yound it while for it for	
		A.SCAN COUNT		
PTER 3		PAGE	113	

					ASSENDLER CO	ODE PISITU	ى
	and a subscript of the	MOV	B,A				
	and the second second second second second second second second second second second second second second second	MOV	A,#24				
	- to share the second	SUBB	А,В			•	
		JC	CHK_QUE_FULL	;KEY_QUE IS	FULL		
	alment for an and a second second second second second second second second second second second second second	SJMP	CHK_QUE_EXIT				
	QUE_FUL	L:					
	non o na mana ang ang ang ang ang ang ang ang ang	SETB	QUE_FULL				
	QUE_EXI	Γ:					
	Adv. Market	RET					
	*****	*****	* * * * * * * * * * * * * * * * * * * *	********	*****	****	Ċ
	- • • • • • • • • • • • • • • • • • • •						
	******	****	* * * * * * * * * * * * * * * * * * * *	*****	*****	******	è
	ONE HAS	TO ENSURE TH	HAT KEY DATA AND SCAN	DATA ARE I	N THE CORREC	۲ T:	Ł
	SEQUENCI	E ENTERED. OI	NE CAN'T HAVE 1 KEYST	ROKE WHICH	WAS ENTERED	ł	ł
	AFTER A	SCAN APPEAR	ING BEFORE THE SCAN I	ATA AT THE	HOST COMPUTE	.R. *	ł
	TO OVER	COME THIS PRO	OBLEM, A KEY_QUE IS U	ISED, AND TH	E DATA FROM	THE 4	ł
	SCANNER	AND KEYBOARI	D IS ENTERED SEQUENTI	ALLY INTO T	HIS BUFFER.	THIS IS *	¢
	THE BUFI	ER WHICH WI	LL NOW BE TRANSMITTED	TO THE HOS	T, CONTAININ	G BOTH *	t
	KEY AND	SCAN DATA.				ŀ	e
	and the second second second second second second second second second second second second second second second					k	t
	ON ENTRY	:				ł	¢
		ACC = 'K' II	NDICATES KEY DATA			ł	¢
		'S' II	NDICATES SCAN DATA			ż	e
						Ŀ	k
	ON EXIT:					Ŀ	t
1.00 m - 1.00	******	*****	*****	*****	*****	*****	ŧ

PAGE 114

.

PTER 3

, QUE:

· * ·			
	MOV	B,A	
de la companya de la companya de la companya de la companya de la companya de la companya de la companya de la	MOV	A,#KEY_QUE	;CORRECT OFFSET INTO KEY_QUE
	ADD	A,QUE_COUNT	
a na far a su a su a su a su a su a su a su a	MOV	R1,A	;COMBINATION OF KEY & SCAN DATA
a na salamba na salamba na sa	MOV	А,В	;RESTORE ACC
[_K:			
n ann an Fritzen	CJNE	A,#'K',CHK_S	;CHK IF KEY OR SCAN DATA
	MOV	R0,#KEY_BUF	;SOURCE ADDRR
norma Commenção - Angle	MOV	R7,KEY_COUNT	
and and and and and and and and and and	MOV	KEY_COUNT,#0	
	CLR	KEY_FLAG	
an an an an an an an an an an an an an a	SJMP	ADD_LP1	
_s:			
	CJNE	A,#'S',ADD_EXIT	;! KEY OR SCAN DATA, THEN ERROR
nê wî de le ne wê	MOV	R0,#SCAN_BUF	;SOURCE ADDRR
a bi anna an tao anna an tao an tao an tao an tao an tao an tao an tao an tao an tao an tao an tao an tao an ta	MOV	R7,SCAN_COUNT	
a na shekara	MOV	SCAN_COUNT,#0	
	MOV	P2,#0	;IN CONJUNCTION WITH MOVX R0/R1
	MOV	A,#OFFH	;INDICATES SCAN DATA
	MOVX	@R1,A	
	INC	R1	
Long to the second	INC	QUE_COUNT	
	MOV	A,R7	;INDICATES # OF BYTES IN SCAN FIELD
	MOVX	@R1,A	
	INC	R1	
	INC	QUE_COUNT	

PTER 3

- manuful de strand			ASSEMBLER CODE LISTING
n	CLR	SCAN_FLAG	
LP1:			
and the second second second second second second second second second second second second second second second	MOV	P2,#0	; IN CONJUNCTION WITH MOVX R0/R1
former and the second second second second second second second second second second second second second second	MOVX	A, @RO	;TRANSFER FROM KEY/SCAN_BUF TO
n Carron and a representation of	MOVX	@R1,A	;KEY_QUE
and a state of the	INC	RO	
	INC	R1	
	INC	QUE_COUNT	
A manufacture of the second second second second second second second second second second second second second	DJNZ	R7,ADD_LP1	;NEXT BYTE TO TRANSFER
	SETB	QUE_FLAG	;DATA IN KEY_QUE
	SJMP	ADD_EXIT	
FULL:			
	SETB	QUE_FULL	; PREVENT INPUT FROM KEY & SCAN
EXIT:			
	RET		
*******	******	*****	******
******	*****	* * * * * * * * * * * * * * * * * * *	*************
INITIAI	LIZE SLOT SC	ANNER	*
*******	******	****	**************
I_SCAN:			
	MOV	SCAN_COUNT,#0	
	CLR	SCAN_FLAG	
	CLR	P1.1	;CLK 'L'
	MOV	R7,#08	
L_SCAN_I	LP1:		

PTER 3

PAGE 116

^D TER 3		PAGE	117			
	SJMP	CHK_DATA				
	JB	TMOUT, SCAN_ERR				
_TMOUT:						
	SJMP	READ_BYTE				
	JB	P1.0,CHK_TMOUT	;P1.0 =	= 0, DATA	AVAILABLE	
DATA:						
	LCALL	TIMEOUT				
N_READ_L	P1:					
	MOV	SCAN_COUNT,#0				
	MOV	R0,#SCAN_BUF				
	MOV	R6,#20				
a generation of the second second second second second second second second second second second second second	JB	P1.0,SCAN_EXIT	;P1.0 =	= 0, DATA	AVAILABLE	
on and a	JB	QUE_FULL, SCAN_EX	KIT	;KEY_QUI	E IS FULL	
a de la compara de la comp	JB	SCAN_FLAG, SCAN_I	EXIT	;SCAN_BU	JF IS FULL	ı
N_READ:						
··· · ********	*****	*****	* * * * * * * *	*******	*****	*****
READ SI	OT SCANNER					*
******	*****	*****	*******	********	*******	****
n senate sea					•	
******	********	****	* * * * * * * *	*******	*****	*****
and the second se	RET					
4 			-			
a fan frager groef fra	DJNZ	R7.INIT SCAN LP1	1			
and and and	LCALL	WATT	,			
neetine - een ee	CLR	P1.2	• RESET	17.1		
- verteri tamandiga	LCALL	F1.2 WATT	, RESEI	11		
	SETB	P1.2	:RESET	'H'		

D_BYTE:

ann an thair an the second sec	MOV	B,#06	;26 usec delay before reading next by	ſΕ
na - na	LCALL	WAIT1		
ngan sekaran kerak	LCALL	SCAN		
an ayunu cuyan ke	INC	SCAN_COUNT		
an a sa a	LCALL	TEST		
en en en en en en en	JNB	P1.6,\$		
and the second	JB	P1.6,\$		
- Brink I - Brink				
epo and Al Al Mark g	MOV	B,A	;SAVE ACC	
rene - metalen - m	ANL	A,#3FH		
e seres a glob fut	MOV	P2,#0	; IN CONJUNCTION WITH MOVX R0/R1	
a a Birling	MOVX	@R0,A		
	INC	RO		
- mar - the state	JB	B.6,SCAN_EXIT:	1 ;LAST BYTE WAS READ	
つ 甲者 著 山口 a Wo A Ve e	DJNZ	R6,SCAN_READ_I	LP1	
N_EXIT1:				
	SETB	SCAN_FLAG	;SCAN DATA AVAILABLE	
a na vez, se en en en en en en en en en en en en en	SJMP	SCAN_EXIT		
ERR:				
	MOV	SCAN_COUNT,#0		
EXIT:		_		
shi yi dan - she shi da	CLR	TMOUT		
And the second second second second second second second second second second second second second second second				
a de la construcción de la construcción de la construcción de la construcción de la construcción de la constru	RET			
*****	*****	*****	* * * * * * * * * * * * * * * * * * * *	**
n ver varma værna sækk 🏪 i				
n para la constante de la constante de la constante de la constante de la constante de la constante de la const				
TER 3		PAG	GE 118	

```
ASSEMBLER CODE LISTING
 READ 1 BYTE FROM SLOT SCANNER. (1 BYTE = 9 BITS)
                                                          *
BIT FORMAT: 1 BIT IS THE START BIT, FOLLOWED BY 6 DATA BITS (B0 - B5)
                                                          *
FOLLOWED BY 1 BIT WHICH INDICATES THAT THIS WAS THE LAST BYTE READ
                                                          *
(B6 = 1 LAST BYTE READ), FOLLOWED BY A PARITY BIT (B7)
                                                          *
                                                          ×
 P1.0 = RETURN DATA
P1.1 = CLOCK
 P1.2 = RESET
 ON ENTRY:
       NOTHING
ON EXIT:
       ACC = BYTE READ FROM SCANNER
W:
       MOV
               R7,#09
                            ;9 BITS / BYTE
       CLR
                Α
       CLR
                С
IN LP1:
                P1.1
                             ;CLK 'H'
       SETB
                             ;26 USEC TIME DELAY
       MOV
                B,#06
       LCALL
               WAIT1
                             ;CLK 'L'
       CLR
             P1.1
                             ;94 USEC TIME DELAY
                B,#30
       MOV
       LCALL
                WAIT1
                         PAGE 119
PTER 3
```

```
RRC
              Α
      MOV
              C,P1.0 ;READ DATA BITS
              R7,SCAN_LP1
      DJNZ
      CPL
              Α
             B,#250 ;600 USEC DELAY BEFORE READING NEXT BYTE
     MOV
      LCALL
              WAIT1 ;THIS LONG DELAY IS TO ACCOMADATE THE
                         LAST BYTE
      RET
****
USED FOR A TIMEOUT LOOP. DURATION OF TIMING PERIOD IS 170 mSEC, WITH NO *
INTERUPTS TAKING PLACE.
                                                   *
                                                   ÷
ON ENTRY:
    NOTHING
ON EXIT:
     CHECK 'TMOUT' FLAG IF SET, THEN A TIMEOUT OCCUREED
     NB: ENSURE TO CLEAR THE FLAG.
************************
EOUT:
              TRO
                         ;STOP TIMER_0
     CLR
             тно,#О
                         ;USED FOR TIMEOUT LOOP
     MOV
              TLO,#O
     MOV
                         ;START TIMER_0
              TRO
     SETB
```

RET

TIME DELAY. FIRST SETUP REG B WITH # OF TIMES TO LOOP * ÷ ON ENTRY: * B = # OF TIMES TO LOOP * ON EXIT: * NOTHING **T1**: []1 LP1: DJNZ B,WAIT1 LP1 RET **ICLUDE** (EQUATES.ASM) END PTER 3 **PAGE 121**

\$2530.ASM

NOTE1: NB1!!!!!!!! A COMMON ERROR WHEN PUSHING A VALUE ONTO THE STACK INSIDE A LOOP, IS FORGETTING TO RESTORE THE STACK TO IT'S CORRECT OFFSET WHEN ONE JUMPS OUT OF THE LOOP WHEN AN ERROR CONDITION OCCURS. NORMALLY INSIDE THE LOOP THE PUSHES AND POPS TO THE STACK WILL BE FINE, IT'S ONLY WHEN AN ERROR CONDITION OCCURS AND WE JUMP OUT OF THE LOOP, AND THE PREVIOUS VALUES WHICH WE PUSHED ONTO THE STACK IS STILL ON THE STACK. AN ASSOSIATED 'POP' HAS TO TAKE PLACE INSIDE THE 'ERROR ROUTINE' TO PLACE THE STACK AT THE CORRECT OFFSET. NOTE2: NBB!!!!!!!!!! IF THE NUMBER OF TRANSMIT DATA BITS IS CHANGED IN WR5, THEN THE VALUE THAT IS WRITTEN TO THIS REGISTER HAS TO BE ENTERED INTO 'RTSA' AND 'RTSB', IN THE FUNCTION 'INIT82530VARS'. THE REASON WHY WE KEEP AN IMAGE OF THIS REGISTER, IS THAT WR5 CANNOT BE READ, SO THAT WHEN WE TOGGLE THE RTS LINE WE USE THE VALUE STORED IN 'RTSA/B', MODIFY THIS VALUE, AND WRITE IT TO WR5. *

PTER 3

COMMS_82530_MODULE

MODULE FOR 82530 COMMS CHIP

```
INIT 82530, B82530, A82530, SETUP_TX, TX_COMX, CODE_TO_XDATA
IC
   INIT 82530VARS, SETUP RX
IC
   BIT (TMOUT, TXBUF1 FULL, TXBUF2 FULL, RXBUF1 FULL, RXBUF2_FULL)
TRN
   DATA (TX82 STAT, COUNT82, PARITY, ST BITS, TX DATA BITS)
rrn
   DATA (RX DATA BITS, BAUD, RTSA, RTSB, RX1 COUNT, RX2 COUNT)
ERN
   XDATA (COM1 TXBUF, COM2 TXBUF, COM1 RXBUF, COM2 RXBUF)
FRN
   CODE (WAIT, TEST, BEEP, CLS1, CODE TO LCD, LCD WR )
ĽŔN –
;RELOCATABLE CODE SEGMENT
MS 82530 SEG SEGMENT CODE
      RSEG
            COMMS 82530_SEG
PTER 3
                      PAGE 123
```

ASSEMBLER CODE LISTING SETUP DPTR WITH SOURCE BUFFER, COM1/2 RXBUF. R7 WITH RX1/2 COUNT DEBUG 82530 RECIEVE SOFTWARE RECIEVE BYTE FROM 82530, PLACE THIS IN COM1/2 RXBUF * USE R7 IN CONJUNCTION WITH FUNCTION 'CHK CHAN' AS A LOOKUP FOR THE * ADDRESSES FOR THE 82530. ON ENTRY: DPTR POINTS TO SOURCE BUFFRER (COM1 RXBUF/COM2 RXBUF) R7 = 2 COMDATE ; DATA REG. CH B COMDATA ;DATA REG. CH A 4 REG 6 = # OF BYTES CURENTLY IN COM1/2 RXBUF SO AS TO PLACE NEW RX BYTE AT CORRECT OFFSET ON EXIT: RX1/2 COUNT = NEW # OF BYTES IN COM1/2_RXBUF (ALSO USED IN ROUTINE * TO TRANSMIT DATA TO THE HOST) * COMX: A,#40 ;ENSURE NOT > 40 BYTES MOV CLR С PTER 3 **PAGE 124**

	SUBB	A,R6	
	JNC	RX_COMX_LP1	
	MOV	R6,#40	
	SJMP	RX_EXIT	
OMX_LP:	1:		
	PUSH	DPL	
, lan vonsultantum	PUSH	DPH	
al contraction of the second second second second second second second second second second second second second	DEC	R7	;LOAD DPTR WITH CORRECT CMD REG OFFSET
	LCALL	CHK_CHAN	
and the second se	INC	R7	
e e construction e co	MOV	A,#01	
and a state of the	MOVX	@DPTR,A	;SELECT RR1
an a transmission of the state	MOVX	A, @DPTR	;RR1 FOR ERR CONDITION
ran	MOV	B,A	;SAVE RR1
	MOVX	A, @DPTR	;RRO CHECK IF CHAR AVAIL
· ·	POP	DPH	
a Agente	POP	DPL	
an in the second second second second second second second second second second second second second second se			
an an and a first factor	JNB	ACC.0,RX_EXIT	;1 = CHAR AVAILABLE
a v van oo a a sa a sa a	MOV	A,B	;CONTENTS OF RR1, PARITY/OVERUN ERR
	ANL	A,#70H	;CHECK FOR PARITY/OVERUN/FRAME ERR
neolaíth a tran tá can ca	CJNE	A,#0,PAR_ERR	;!= 0, THEREFORE ERR CONDITION
D_CHAR:			
	PUSH	DPL	
	PUSH	DPH	
	LCALL	CHK_CHAN	
a fan geregen fan fan fan fan fan fan fan fan fan fa	MOVX	A, @DPTR	;READ CHAR

PTER 3

.

and a strength of the

	MOV	B,A	;SAVE RX CHAR
	POP	DPH	
	POP	DPL	
	CLR	с	;CALC CORRECT OFFSET FOR COM1/2_RXBUF
	MOV	A,R6	
	ADDC	A,DPL	
	MOV	DPL,A	
	JNC	RX_COMX_LP2	
	INC	DPH	
DMX_	_LP2:		
	MOV	A,B	;RESTORE RX CHAR
	MOVX	@DPTR,A	;WR RX CHAR TO COM1/2_RXBUF
and the second second	INC	R6	
lije de termendense	SJMP	RX_COMX	;CHK IF ANOTHER BYTE AVAILABLE
LERR	:		
doub i find an an ann	DEC	R7	;LOAD DPTR WITH CORRECT CMD REG
'SET			
	LCALL	CHK_CHAN	
	INC	R7	
Long and the second	MOV	A,#30H	;ERROR RESET
ooo afge the cost of	MOVX	@DPTR,A	;WRO
EXIT	:		
a na shirin she and a sund			
en her alle so and	RET		
****	*****	****	*********
Are real Labour du Longe			
i mandrimon da da se de			
PTER	3	PA	GE 126
a desired			

SETUP DPTR WITH SOURCE BUFFER, R7 WITH VALUE TO ADDRESS OF 82530, COUNT82 FOR # OF BYTES TO TRANSMIT, BEFORE CALLING TX COMX. FORMAT OF DATA FIELD: 'C'MD / 'D'ATA # OF BYTES IN DATA FILED, INCLUDING C/D & # OF BYTES IN DATA FIELD DATA STRING FORMAT OF COMMAND FIELD: BAUD RATE, BINARY 48, 96, 19, 38(DEFUALT 9600) DATA BITS, BINARY 7, 8 (DEFAULT 7) STOP BITS, BINARY 1, 2 (DEFAULT 2) PARITY 'N', 'O', 'E' (DEFAULT 'E') NB: COMMAND STRING MUST BE IN ABOVE SEQUENCE ON ENTRY: NOTHING ON EXIT: DPTR POINTS TO SOURCE BUFFRER (COM1 TXBUF / COM2_TXBUF) ; COMMS STATUS/CONTROL REG. CH B R7 = 1 COMSCB 2 COMDATB ;DATA REG. CH B ;COMMS STATUS/CONTROL REG. CH A 3 COMSCA

IPTER 3

PAGE 127

```
4
            COMDATA
                         ;DATA REG. CH A
                                                                 *
                                                                 *
    COUNT82 = # OF BYTES TO WRITE TO 82530
 UP TX:
       JNB
                  TXBUF1_FULL, CHK TXBUF2
       MOV
                  DPTR, #COM1 TXBUF
                  A,@DPTR
       MOVX
                                ;# OF BYTES TO TX
       INC
                  DPTR
       DEC
                                 ;REMOVE # OF BYTES & CMD/DATA BYTE
                  Α
       DEC
                  Α
                                 ;FROM DATA STRING
       MOV
                  COUNT82,A
       MOVX
                  A,@DPTR
                                ;CHECK IF CMD/DATA
       INC
                  DPTR
CMD1:
                  A, #'C', CHK_DAT1 ; CHECK IF CMD FOR COM1
       CJNE
                  COMMS_OPTIONS
       LCALL
ATE RTSA:
       MOV
                  RO,#RTSA
                  A,TX_DATA_BITS
       MOV
                  @RO,A
       MOV
                  DPTR, #COM1 TXBUF ;SETUP REGS FOR CODE_TO_XDATA
       MOV
       MOV
                  R6,DPL
                  R7, DPH
       MOV
                  DPTR, #A82530
       MOV
```

en en en en en en en en en en en en en e	MOV	COUNT82,#22	
an amarina di Unita dan adam	LCALL	CODE_TO_XDATA	;COM1_TXBUF CONTAINS ORIGINAL
der and an ender an ender			;INTIALIZATION CODE
da na statut e da	MOV	DPTR,#COM1_TXBU	F
ng under som en s	LCALL	SETUP_CMD_STR	
	MOV	DPTR,#COM1_TXBU	F ;INIT CHANNEL A OF 82530
	MOV	R7,#03	
and a factor of the second second second second second second second second second second second second second	MOV	COUNT82,#22	
	LCALL	INIT_82530	
n de la competencia de la competencia de la competencia de la competencia de la competencia de la competencia d	CLR	TXBUF1_FULL	
	SJMP	SETUP_EXIT	
DAT1:			
	CJNE	A,#'D',SETUP_EX	IT ;CHECK IF DATA FOR COM1
	MOV	A,RTSA	;RTS 'H'
	CLR	ACC.2	
1	MOV	R7,#03	
a está de la companya de la companya de la companya de la companya de la companya de la companya de la companya	LCALL	TOGGLE_RTS	
in the second second second second second second second second second second second second second second second			
	MOV	R7,#04	
	LCALL	TX_COMX	;DPTR POINTS TO START OF DATA STRING
			;OF COM1_TXBUF
	CLR	TXBUF1_FULL	
logi Titit	MOV	A,RTSA	;RTS 'L'
• Winnya ta ba a	SETB	ACC.2	
-			

PTER 3
5 .5				
dominant and a second second	MOV	R7,#03		
n an	LCALL	TOGGLE_RTS		
	SJMP	SETUP_EXIT		
TXBUF2:				
	JNB	TXBUF2_FULL,SETUP_EXIT		
6 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	MOV	DPTR,#COM2_TXBU	F	
	MOVX	A, @DPTR	;# OF BYTES TO TX	
	INC	DPTR		
a to the second s	DEC	A	;REMOVE # OF BYTES & CMD/DATA BYTE	
un tree, co es content	DEC	A	;FROM DATA STRING	
	MOV	COUNT82,A	· .	
	MOVX	A,@DPTR	;CHECK IF CMD/DATA	
	INC	DPTR		
CMD2:				
	CJNE	A,#'C',CHK_DAT2	;CHECK IF CMD FOR COM2	
	LCALL	COMMS_OPTIONS		
ATE_RTSB	:			
	MOV	R0,#RTSB		
i de la mandra de la compañía de la	MOV	A,TX_DATA_BITS		
at a shift a formation	MOV	@RO,A		
ala fu mundada a				
Address and and and and and and and and and and	MOV	DPTR,#COM2_TXBU	F ;SETUP REGS FOR CODE_TO_XDATA	
a na na an an an an an an an an an an an	MOV	R6,DPL		
	MOV	R7,DPH		
and a second second second second	MOV	DPTR,#B82530		
	MOV	COUNT82,#22		
and the second second second second second second second second second second second second second second second	LCALL	CODE_TO_XDATA	;COM2_TXBUF CONTAINS ORIGINAL	
And a second second second second second second second second second second second second second second second				

1

÷.

;INTIALIZATION CODE

	MOV	DPTR,#COM2_TXBU	JF
	LCALL	SETUP_CMD_STR	
	MOV	DPTR,#COM2_TXBU	IF ;INIT CHANNEL B OF 82530
	MOV	R7,#01	
	MOV	COUNT82,#22	
	LCALL	INIT_82530	
	CLR	TXBUF2_FULL	
	SJMP	SETUP_EXIT	
DAT2:			
	CJNE	A,#'D',SETUP_EX	IT ; CHECK IF DATA FOR COM2
	MOV	A,RTSB	;RTS 'H'
n na manana na manana na manana na manana na manana na manana na manana na manana na manana na manana na manan	CLR	ACC.2	
	MOV	R7,#01	
	LCALL	TOGGLE_RTS	
	MOV	R7,#02	
	LCALL	TX_COMX	;DPTR POINTS TO START OF DATA STRING
			;OF COM2_TXBUF
	CLR	TXBUF2_FULL	
and a second			
	MOV	A,RTSB	;RTS 'L'
	SETB	ACC.2	
a na	MOV	R7,#01	
· · ·	LCALL	TOGGLE_RTS	

PTER 3

```
SJMP
          SETUP EXIT
UP EXIT:
     RET
 TOGGLE THE RTS LINE
                                              *
                                              *
ON ENTRY:
   DPTR POINTS TO SOURCE BUFFRER (COM1 TXBUF/COM2 TXBUF)
   R7 = 1 COMSCB
                 ;COMMS STATUS/CONTROL REG. CH B
      3 COMSCA
                 ;COMMS STATUS/CONTROL REG. CH A
                                              *
   ACC = MODIFIED RTS BYTE
ON EXIT:
   DPTR POINTS TO SOURCE BUFFRER (COM1 TXBUF/COM2 TXBUF)
                                              +
GLE RTS:
     PUSH DPL
     PUSH
           DPH
     LCALL
            CHK_CHAN
           B,A
                       ;SAVE RTS STATUS
     MOV
          A,#05
                       ;WR 5
     MOV
            QDPTR,A
     MOVX
             A,B
                       ;RESTORE RTS STATUS
     MOV
```

×

*

MOVX	@DPTR,A
POP	DPH
POP	DPL

RET

*****	******	* * * * * * * * * * * * * * * * * * * *	*****

SETUP INITIALIZATION STRING TO INITIALIZE 82530

ON ENTRY:

DPTR POINTS TO SOURCE BUFFRER (CON	1 TXBUF/COM2_TXBUF) *
------------------------------------	-----------------------

מוזיד	CMD	CTTD +	
IUE		DIK.	

and the second se	MOV	RO,#RX_DATA_BITS	;READ RX BIT RATE
And Address of Address	MOV	A,@R0	
Contraction of Contra	INC	DPTR	
A COL & London Annual Section 201	INC	DPTR	
Contraction of the second second second	INC	DPTR	
tion the strength of the	MOVX	@DPTR,A	;SET NEW BIT RATE
Contract And Annual Contract			
A CONTRACTOR OF A CONTRACT OF A	MOV	RO,#PARITY	;READ PARITY BYTE, INCLUDES ST_BITS
a change in the second	MOV	A, @R0	
report of the second second	INC	DPTR	
A subserver and a subserver as a sub	INC	DPTR	
	MOVX	@DPTR,A	;SET NEW PARITY AND STOP BITS
And a second sec	MOV	RO,#TX_DATA_BITS	;READ TX BIT RATE
4	4		

APTER 3

MOV	A, @RO	
INC	DPTR	
INC	DPTR	
MOVX	@DPTR,A	;SET NEW TX BIT RATE
MOV	R0,#BAUD	;READ NEW BAUD RATE
MOV	A,@R0	
INC	DPTR	
MOVX	@DPTR,A	;SET NEW BAUD RATE

RET

ł

******	*****	******	*****	******	****	****	* * * * * * * * * * * * * * * * * * *
SETUP	COMMS	OPTIONS	TO INITIAL	LZE 82530	FROM	HOST	. *
							*
ON EN	TRY:						*
D	PTR POI	INTS TO S	SOURCE BUFFI	RER (COM1_	TXBUF	COM2_TXBUF)	*
0	FFSET (BAUD RA	ATE				×
******	*****	*****	*****	******	* * * * *	*****	* * * * * * * * * * * * * * * *
'MS_OPT	IONS:						
	MOVY	ĸ	A, @DPTR	;SET	BAUD	RATE	

'PTER 3

-

	INC	DPTR	
K48:			;SET BAUD RATE
Venerina	CJNE	A,#48H,CHK96	;4.8K BAUD
	MOV	A,#16H	
Ì	SJMP	SET_BAUD	
-796:			
- -	CJNE	A,#96H,CHK19	;9.6K BAUD
	MOV	A,#OAH	
	SJMP	SET_BAUD	
K19:			
	CJNE	A,#19H,CHK38	;19.2K BAUD
	MOV	A,#04	
	SJMP	SET_BAUD	
IK38:			
	CJNE	A,#38H,CHK_DATA	BITS ;38.4K BAUD
	MOV	A,#01	
_BAUD:			
	MOV	R0,#BAUD	
	MOV	@RO,A	
K_DATA_BI	TS:		
	MOVX	A,@DPTR	;SET # OF DATA BITS
	INC	DPTR	
K7:			
	CJNE	A,#7H,CHK8	
	MOV	A,#41H	;# OF RX BITS
	MOV	B,#28H	;# OF TX BITS
אסיידים א		DACE	135
		1 1 2 0 0	

•

.

1	SJMP	SET_DATA_BITS	
"K8 :			
1	CJNE	A,#8H,CHK_ST_BI	TS
I	MOV	A,#0C1H	;# OF RX BITS
	MOV	B,#68H	;# OF TX BITS
T_DATA_BI	TS:		
	MOV	R0,#RX_DATA_BIT	S
	MOV	@R0,A	
	MOV	R0,#TX_DATA_BIT	S
	MOV	@R0,B	
TK_ST_BITS	:		
	MOVX	A, @DPTR	;SET # OF STOP BITS
	INC	DPTR	
:K1:			
	CJNE	A,#1H,CHK2	
	MOV	A,#47H	;1 STOP, EVEN PARITY
	SJMP	SET_STOP_BITS	
K2:			
	CJNE	A,#8H,CHK_ST_BI	IS
	MOV	A,#4FH	;2 STOP, EVEN PARITY
T_STOP_BI	rs:		
	MOV	R0,#ST_BITS	
	MOV	@RO,A	
K_PARITY:			
	MOVX	A,@DPTR	;SET PARITY
	INC	DPTR	

PAGE 136

..

e de la contra de la contra de la contra de la contra de la contra de la contra de la contra de la contra de la	CJNE	A,#'E',CHK_N	
	MOV	А,#03Н	;EVEN PARITY
n	SJMP	SET_PARITY	
HK_N:			
an an an an an an an an an an an an an a	CJNE	A,#'N',CHK_O	
er en en en en en en en en en en en en en	MOV	А,#00Н	;NO PARITY
	SJMP	SET_PARITY	
۲_0:			
	CJNE	A,#'O',CO_EXIT	
e komula in a da	MOV	A,#01H	;ODD PARITY
ET_PARITY:			
С РҮЧИ́ *	MOV	RO,#PARITY	
	MOV	@R0,A	
a di managina dan salah salah salah salah salah salah salah salah salah salah salah salah salah salah salah sa			
	MOV	R0,#ST_BITS	
	MOV	A, @RO	
- NATION AND AND AND AND AND AND AND AND AND AN	ANL	A,#OFCH	;REMOVE LOWER 2 BITS
	ORL	PARITY,A	
EXIT:			

RET

PTER 3

🕆 E:

ASSEMBLER CODE LISTING ************* TRANSMIT DATA STRING TO COM1/2. USE R7 IN CONJUNCTION WITH FUNCTION 'CHK CHAN' AS A LOOKUP FOR THE ADDRESSES FOR THE 82530. TX82_STAT IS TO INDICATE WETHER TRANSMISSION WAS SUCSESSFUL OR NOT. THIS STATUS BYTE APPLIES TO BOTH COM1 & COM2. ON ENTRY: ЪÌ DPTR POINTS TO SOURCE BUFFRER (COM1 TXBUF/COM2 TXBUF) R7 = 1 COMSCB ;COMMS STATUS/CONTROL REG. CH B 2 COMDATB ;DATA REG. CH B 3 COMSCA ;COMMS STATUS/CONTROL REG. CH A 4 COMDATA ;DATA REG. CH A COUNT82 = # OF BYTES TO WRITE TO 82530 ON EXIT: Ъį NOTHING COMX: LP4: A, @DPTR ;READ SOURCE ADDR, COM1/2 TXBUF MOVX ;SAVE ACC MOV B,A INC DPTR DPL ;SAVE DPTR PUSH DPH PUSH **PAGE 138** APTER 3

LCALL CHK CTS ;CHECK IF DEVICE READY TO ACCEPT DATA MOV A, TX82 STAT ; CHECK IF CTS ROUTINE TIMED OUT CJNE A,#OFFH,TX LP1 SJMP TX ERR DPTR WILL POINT TO COMSCA / COMSCB * TX82 STAT = OFFH CTS ERROR & LP1: CLR TRO ;STOP TIMER 0 MOV TH0,#0 ;USED FOR TIMEOUT LOOP TL0,#0 MOV ;80 msec DELAY SETB TR0 ;START TIMER 0 ¢LP2: MOVX A,@DPTR ;WAIT FOR TX REG TO BE EMPTY JNB ACC.2, CHK TMOUT1 SJMP TX LP3 **EK TMOUT1:** TMOUT, TX_ERR \mathbf{JB} TX LP2 SJMP [LP3: CLR TR0 ;STOP TIMER 0 CHK CHAN ;LOAD DPTR WITH ADDR OF 82530 LCALL ;RESTORE ACC MOV A,B @DPTR,A ;WRITE TO 82530 MOVX DPH ;RESTORE DPTR POP POP DPLCOUNT82, TX LP4 ; TX NEXT BYTE DJNZ

APTER 3

SJMP EXIT TX COMX ERR: CLR TMOUT POP DPH ;RESTORE STACK TO CORRECT POSITION POP DPL LCALL CLS1MOV DPTR,#MSG3 LCALL CODE TO LCD MOV DPTR,#LCD1 DAT WR LCALL LCD WR XIT TX COMX:

RET

CHECK WHICH CHANNEL IS TO BE USED, SO AS TO CHECK THE CORRECT CTS LINE * NB: THE DPTR WILL BE CHANGED DEPENDING ON THE CONTENTS OF R7 * * ON ENTRY: R7 = 1 COMSCB ;COMMS STATUS/CONTROL REG. CH B 2 COMDATB ;DATA REG. CH B * ;COMMS STATUS/CONTROL REG. CH A 3 COMSCA 4 COMDATA ;DATA REG. CH A ON EXIT: DPTR WILL POINT TO COMSCA / COMSCB

APTER 3

a to constant of the second second second second second second second second second second second second second			ASSEMBLER CODE LISTING
• T2	<pre>{82_STAT =</pre>	0FFH CTS ERROR	*
*****	*******	*****	************
K_CTS:			
	MOV	TX82_STAT,#0	
	CJNE	R7,#02,CTS_LP1	;CH B
a vandera	MOV	DPTR,#COMSCB	;RR0 FOR CTS STATUS
ACTING A	SJMP	CTS_LP2	
S_LP1:			
a in an	CJNE	R7,#04,EXIT_CHK	CTS ;CH A
	MOV	DPTR,#COMSCA	
IS_LP2:			
Ange Mar a Margana a su	CLR	TRO	;STOP TIMER_0
	MOV	TH0,#0	;USED FOR TIMEOUT LOOP
	MOV	TL0,#0	;80 msec DELAY
and a second second second second second second second second second second second second second second second	SETB	TRO	;START TIMER_0
S_LP3:			
	MOVX	A, @DPTR	;WAIT FOR CTS 'L'
	JNB	ACC.5,CHK_CTS_T	MOUT ; BIT =1, THEN $CTS = 0$ ON 82530
1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	SJMP	EXIT_CHK_CTS	
	IOUT:		
	JB	TMOUT, CTS_ERR	
_{le} not a first HA-Sp ect	SJMP	CTS_LP3	
ERR:			
	CLR	TMOUT	;CLEAR TMOUT FLAG
er mener vije ministra	MOV	TX82_STAT,#0FFH	;CT'S ERR
Снк_с	TS:		
A set and a set of the	CLR	TRO	;STOP TIMER_0
an en			_
APTER 3		PAGE	141

ries.

RET

CHECK WHICH CHANNEL IS TO BE USED, AS WELL AS IF IT IS A COMMAND OR * DATA STRING. + NB: THE DPTR WILL BE CHANGED DEPENDING ON THE CONTENTS OF R7 ON ENTRY: R7 = 1 COMSCB ;COMMS STATUS/CONTROL REG. CH B 2 COMDATB ;DATA REG. CH B 3 COMSCA ;COMMS STATUS/CONTROL REG. CH A 4 COMDATA ;DATA REG. CH A ON EXIT: DPTR WILL POINT TO ONE OF THE ABOVE ADDRESSES **IK CHAN:** CJNE R7,#01,CHK LP1 ;CH B, COMMAND DPTR, #COMSCB MOV EXIT CHK CHAN SJMP IK LP1: R7,#02,CHK LP2 ;CH B, DATA CJNE MOV DPTR, #COMDATB EXIT_CHK_CHAN SJMP IK LP2: R7,#03,CHK LP3 ;CH A, COMMAND CJNE APTER 3 **PAGE 142**

MOV DPTR, #COMSCA	
SJMP EXIT_CHK_CHAN	
-:_LP3:	
CJNE R7,#04,EXIT_CHK_CHAN ;CH A, DATA	
MOV DPTR,#COMDATA	
TIT_CHK_CHAN:	
RET	
***************************************	:**
	:**
INITIALIZE VARIABLES FOR 82530 MODULE	*
*****	:**
TT_82530VARS:	
CLR TXBUF1_FULL	
CLR TXBUF2_FULL	
CLR RXBUF1_FULL	
CLR RXBUF2_FULL	
MOV RX1_COUNT,#0	
MOV RX2_COUNT,#0	
MOV TX82_STAT,#0	
MOV PARITY, #0	
MOV ST_BITS,#0	
MOV TX_DATA_BITS,#0	
MOV RX_DATA_BITS,#0	
MOV BAUD,#0	
APTER 3 PAGE 143	

ASSEMBLER CODE LISTING NB!!!! PLEASE REFER TO NOTE5, @ START OF MODULE CONCERNING RTSA/B * MOV RTSA,#6AH MOV RTSB,#6AH RET 4: **INITIALIZE 82530** 4 ON ENTRY: DPTR POINTS TO SOURCE BUFFRER (COM1 TXBUF/COM2 TXBUF) R7 = 1 COMSCB ;COMMS STATUS/CONTROL REG. CH B 2 COMDATB ;DATA REG. CH B 3 COMSCA ;COMMS STATUS/CONTROL REG. CH A 4 COMDATA ;DATA REG. CH A COUNT82 = # OF BYTES TO WRITE TO 82530 ON EXIT: NOTHING **UT 82530:** PUSH DPL DPH PUSH **PAGE 144** APTER 3

	_		-	-		
0	7	5	₹	n	٠	
0	~	~	~	0	•	

	LCALL	CHK_CHAN	
	MOV	А,#ОСН	;SELECT REG C
	MOVX	@DPTR,A	;WR TO 82530
a na analan ang ang ang ang ang ang ang ang ang a	MOV	A,#OAH	;DATA FOR REG C
	MOVX	@DPTR,A	;WR TO 82530
	MOV	A,#0CH	;SELECT REG C
	MOVX	@DPTR,A	;WR TO 82530
	MOVX	A, @DPTR	;RD 82530
· · · · · · ·	POP	DPH	
· · · · · · · · · · · · · · · · · · ·	POP	DPL	;RESTORE STACK
a vien de norman avec	CJNE	A,#OAH,INIT82_E	RR
пт_82530_	LP1:		
- An and the second second second second second second second second second second second second second second	CLR	A	
· · · · · · · · · · · · · · · · · · ·	MOVX	A, @DPTR	;READ INITIALIZATION CODE
ана - на на на на на на на на на на на на на	INC	DPTR	
en egen a mellen gal here	PUSH	DPL	;SAVE DPTR
r vy hin an wayn	PUSH	DPH	
ri un traduction	LCALL	CHK_CHAN	
and the second second second second second second second second second second second second second second second	MOVX	@DPTR,A	;WRITE TO 82530
n i fa fa fa fa fa fa fa fa fa fa fa fa fa	POP	DPH	;RESTORE STACK TO CORRECT POSITION
dena internet	POP	DPL	
	DJNZ	COUNT82, INIT_82	530_LP1
	INC	R7	;CLEAR 3 BYTE FIFO
lan an	LCALL	CHK_CHAN	
	MOVX	A,@DPTR	
1			

APTER 3

MOVX A, @DPTR MOVX A, @DPTR

SJMP INIT82_EXIT

IT82_ERR:

LCALL	CLS1
MOV	DPTR,#MSG1
LCALL	CODE_TO_LCD
MOV	DPTR,#LCD1_DAT_WR
LCALL	LCD_WR

NIT82 EXIT:

RET

THE SERIAL PORTS HAVE BEEN INITIALIZED FOR THE 2/3X16 INTELLIGENT * DISPLAYS. 9600,N,8,1 INITIALIZATION FOR 82530A, REGISTER #, FOLLOWED BY DATA FOR THAT REG * * NB!!!! WHEN CHANGING WR5, PLEASE REFER TO NOTE5, @ START OF MODULE * 12530: DB 09, 83H ;RESET CH A 03, OC1H ;RX MODE = 8 BITS DB

IAPTER 3

				ASSEMBLER CODE LISTING
يتعديان والمتحديد والم	DB	04,	44H	;16 CLOCK, 1 STOP, NO PARITY
	DB	05,	бан	;TX MODE = 8 BITS, RTS 'L'
virtuese 62	DB	OAH,	00	
	DB	OBH,	55H	
	DB	осн,	OAH	;9600 BAUD
an an an an an an an an an an an an an a	DB	ODH,	00	
والمراجع ومستحق والمحاطبة	DB	OEH,	03	
a fa she i sa kana ta sa	DB	OFH,	00	
العمال مكتناهم بالبوان	DB	01,	00	;NO INTERRUPTS
,	*****	****	*******	*****
and the second second				
5	****	****	******	***************************************
	INITIALIZATION FOR 8	325301	B, REGISTE	R #, FOLLOWED BY DATA FOR THAT REG *
1				*
100 A.	NB!!!! WHEN CHANGIN	IG WR	5, PLEASE	REFER TO NOTE5, @ START OF MODULE *
	******	****	******	*****
	2530:			
	DB	09,	4BH	;RESET CH B
	DB	03,	0C1H	;RX MODE = 8 BITS
	DB	04,	44H	;16 CLOCK, 1 STOP, NO PARITY
	DB	05,	6AH	;TX MODE = 8 BITS, RTS 'L'
	DB	OAH,	00	
	DB	OBH,	55H	
	DB	осн,	OAH	;9600 BAUD
	DB	ODH,	00	<i>,</i>
	DB	OEH,	03	
	DB	OFH,	00	
1	APTER 3		PAG	E 147

DB 01, 00 ;NO INTERRUPTS TRANSFER DATA FROM CODE AREA TO EXTERNAL DATA. FIRST SETUP SOURCE REGISTERS = DPTR -ON ENTRY: DPTR POINTS TO SOURCE BUFFER COUNT82 = # OF BYTES TO TRANSFER÷ **R7 POINTS TO THE MSB OF THE DESTINATION BUFFER R6 POINTS TO THE LSB OF THE DESTINATION BUFFER** ON EXIT: DESTINATION BUFFER WILL CONTAIN CODE DATA DE TO XDATA: CLR Α A, @A+DPTR ; READ SOURCE ADDR MOVC INC DPTR DPL;SAVE DPTR PUSH DPH PUSH RESTORE DESTINATION ADDR MOV DPL,R6 MOV DPH,R7 **PAGE 148** MPTER 3

ASSEMBLER CODE LISTING

in 4 mar and, 1 301	MOVX	@DPTR,A	;WRITE TO DESTINATION BUFFER
	INC	DPTR	
	MOV	R6,DPL	;SAVE DPTR FOR DESTINATION ADDR
	MOV	R7,DPH	
a a constante de la constante d			
	POP	DPH	;RESTORE DPTR TO SOURCE ADDR
	POP	DPL	
diamate da contra	DJNZ	COUNT82,CODI	E_TO_XDATA ;TRANSFER NEXT BYTE
	RET		
*****	*********	*****	******
%61:	DB	'* 82530 IS	NOT * OPERATIONAL!!! ',0
G2:	DB	' 82530 IS I	FULLY OPERATIONAL!!! ',0
G3:	DB	'TX REG NOT	EMPTYOR CTS NEVER LOW',0
and a second second second second second second second second second second second second second second second			
NCLUDE	(EQUATES.ASN	1)	
n e parte de la constante de la			
	END		
9 (2)			
e e e e e e e e e e e e e e e e e e e			
an e an particular de la construcción de la			

APTER 3

-

. CRD.ASM								
****	******	*****	***********					
+ DATA SI	EGMENT		*					
***	*********	****	*******					
TA_SEG	SEGMENT	DATA						
and a set of the set o	RSEG	DATA_SEG	;RELOCATABLE INTERNAL DATA					
n ny je na kontra k								
RC:	DS	01	;RESULT OF XOR OF ALL BYTES					
D_BUF:	DS	45	;CARD BUFFER 45 BYTES					
ACK:	DS	40	;40 BYTES FOR THE STACK					
*******	**********	*****	****************					
*******	**********	************	***************************************					
An and a set of the se	CODE SEGME	CODE SEGMENT *						
*****	**********	******	***************************************					
Ang to only a single signature	CSEG	AT O	;ABSOLUTE SEGMENT FOR MAIN MODULE					
a to a constant of the second s								
ng - nggangangangang	ORG	0						
u - A - A - A - A - A - A - A - A - A -	USING	1	;USING RB 0,1					
and the second second second second second second second second second second second second second second second	MOV	SP,#STACK						
1997	LJMP	START						
NCLUDE (E	QUATES.ASM)							
el é entre é l'active								
APTER 3		PA	GE 150					

MAIN ROUTINE RT: LCALL CRD READ ;SWIPE CARD LCALL TRANS DATA SJMP START TRANSFER CARD DATA VIA A PORT PIN. WHEN DATA IS AVAILABLE, DATA ÷ LINE IS TAKEN 'L' TO INFORM HOST THAT DATA IS AVAILABLE. DATA IS THEN * CLOCKED OUT ON THE FALLING EDGE OF THE CLOCK. TRANSFER 1 BYTE FOR THE STATUS AND 37 BYTES FOR CARD DATA 38 BYTE X 8 BITS = 304 CLOCK PULSES. LSB IS TRANSFERED FIRST. IF THERE'S AN ERROR IN READING THE CARD, THEN ONLY THE STATUS BYTE IS TRANSFERED TO THE HOST. P1.3 = SERIAL CARD DATA TO HOST.P1.4 = SERIAL DATA CLOCK FROM HOST. 1 M/C CYCLE = 1.3 USEC. ALLOW FOR 20 M/C CYCLES FOR THE BIT TRANSMISSION LOOP. ALLOW 100 USEC FROM CLK 'H' TO CLK 'L' AND ALSO 100 USEC FROM THE TIME THE BIT IS READ TILL THE NEXT CLOCK TRANSISSION ON ENTRY: CRD BUF CONTAINS THE DATA READ FROM THE MAGNETIC CARD APTER 3

ASSEMBLER CODE LISTING NS DATA: SETB P1.4 ;SET BIT AS AN INPUT FOR CLOCK MOV RO, #CRD BUF MOV A,@RO ;CHECK STATUS BYTE CLR P1.3 ; INFORM HOST DATA AVAILABLE CJNE A,#01,TRANS LP3 MOV R3,#38 ;38 BYTES TO TRANSFER SJMP TRANS LP1 RANS LP3: R3,#01 MOV ;AN ERR IN READING CARD, TRANS 1 BYTE MANS LP1: MOV A, @RO R2,#08 MOV ;8 BITS RANS LP2: ;WAIT FOR CLK 'H' JNB P1.4,\$ P1.4,\$;WAIT FOR CLK 'L' JB ;SHIFT DATA INTO CARRY FLAG RRC Α MOV P1.3,C DJNZ R2, TRANS LP2 ;SERIALIZE DATA INC R0 R3, TRANS_LP1 ;NEXT BYTE TO TRANSFER DJNZ P1.3 SETB

RET

IAPTER 3

PAGE 152

```
ASSEMBLER CODE LISTING
```

*****	*****	****	***************************************	:*					
P	P1.0 = SWIPE DURATION *								
P	P1.1 = CLOCK *								
P	P1.2 = DATA *								
CI	$RD_FLAG = 1; V$	VALID SWIPE		*					
Cl	ARD BYTES MADE	E OF 5 BITS, 40 H	BYTES TOTAL. THIS INCLUDES 'START AND	*					
E	ND ' SENTINEL	AND THE LRC (LON	IGITUDANAL CHARACTER CHECK) AND 37	*					
* D2	ATA BYTES.		- · · ·	×					
¥ 51	TATUS BYTE: GO	DOD SWIPE = 01, H	BAD SWIPE = OFFH	*					
				*					
+ 01	ILY STORE THE	37 DATA BYTES IN	N CRD_BUF, NOT START & END SENTINEL	*					
* A1	ND LRC. THE FI	RST BYTE IN THE	STRING IS THE STATUS BYTE.	*					
* SI	ETB 6 SO AS TO	READ ASCII CHAP	RS > 30H	*					
*******	******	*****	*************	; *					
RD_READ:									
ng na wata a kanagarang	MOV	R0,#CRD_BUF+1	;ADDR OF CRD BUFFER, ALLOW FOR STATU	JS					
and the second provide a second second second second second second second second second second second second se	MOV	R3,#38 ;RI	EAD 37 DATA BYTES, 1 BYTE END SENTINEI	_					
a for a final variance of	MOV	LRC,#0	;XOR OF ALL BYTES						
en en en en en en en en en en en en en e	JB	P1.0,\$;WAIT FOR SWIPE 'L'						
, w pie ne de ministra de ministra	MOV	A,#0							
D_LOOP9 :	:								
n ve al gran manage	JNB	P1.1,\$;WAIT FOR CLK 'H'						
ava da ta a a	JB	P1.1,\$;WAIT FOR CLK 'L'						
n Ib Landa Hillinger	MOV	C,P1.2	;READ DATA BIT						
an an an an an an an an an an an an an a	CPL	с	;INVERT INCOMING DATA						
and a second second second second second second second second second second second second second second second	RRC	A							
	ANL	A,#0F8H	;MASK OFF MS NIBBLEL						
APTER 3		PAGE	: 153						

	CJNE	A,#58H,CRD_LOOPS	;START SENTINEL
	MOV	LRC,#11	;START SENTINEL
RD_LOOP1:			
se men e de la contra de la contra de la contra de la contra de la contra de la contra de la contra de la contr	MOV	R2,#5	;BITS / BYTE
n an ann an Anna ann an Anna Anna Anna	MOV	A,#OFFH	
	SETB	С	;INITIALIZE REGS
RD_LOOP2:			
- the terr we have been as	JNB	P1.1,\$;WAIT FOR CLK 'H'
	JB	P1.1,\$;WAIT FOR CLK 'L'
en fan fan en fan fan en f	MOV	C,P1.2	;READ DATA BIT
	CPL	С	;INVERT INCOMING DATA
- Andrew Manager	RRC	A	;MOV DATA BIT INTO A
n Andrea (al anter a la anter a la anter a la anter a la anter a la anter a la anter a la anter a la anter a l	DJNZ	R2,CRD_LOOP2	;NEXT BIT
	CLR	С	;
nan un angen	RRC	A	
n a l a far de la far	CLR	с	;CLEAR BITS 6, 7 & 8
an and an an and an an and an an and an an and an an and an an an and an an an an an an an an an an an an an	RRC	A	
And a second second second second second second second second second second second second second second second	CLR	с	
(proven a ref. proven a ref. provena a ref. pro	RRC	A	
and the second second second second second second second second second second second second second second second	XRL	LRC,A	;STORE RESULT OF XOR IN LRC
and the second se			;START ODD PARITY CHECK
мини и мини и мини и мини и мини и мини и мини и мини и мини и мини и мини и мини и мини и мини и мини и мини и	MOV	R2,#8	;CHECK PARITY / BYTE
alen kinder offense	MOV	R4,#0	;COUNT # OF '1'
D_LOOP5:			
	JNB	ACC.1,CRD_LOOP4	;IF SET, INC R4
	INC	R4	;'1' FOUND

APTER 3

.

-

LOOP4:

	RR	A	;NEXT BIT TO TEST
	DJNZ	R2,CRD_LOOP5	
	CJNE	R4,#1,CRD_LOOP6	;ODD PARITY ONE '1'
	SJMP	CRD_LOOP8	;READ NEXT BYTE
LOOP6:			
	CJNE	R4,#3,CRD_LOOP7	;THREE '1'
	SJMP	CRD_LOOP8	;READ NEXT BYTE
)_LOOP7:			
	CJNE	R4,#5,CRD_ERR	;PARITY ERROR
			;END ODD PARITY CHECK
)_LOOP8:			
	ORL	A,#30H	;DISPALYABLE CHARS
	MOV	@RO,A	
	JB	P1.0,CRD_ERR	;IF SWIPE GOES 'H'
	ANL	A,#3FH	;REQUIRE LS NIBBLE
	CJNE	A,#'?',CRD_LOOP3	;END SENTINEL
			;*** READ LRC BYTE
	MOV	R2,#5	;BITS / BYTE
	MOV	A,#OFFH	
	SETB	с	;INITIALIZE REGS
_LOOP10:			
	JNB	P1.1,\$;WAIT FOR CLK 'H'
	JB	P1.1,\$;WAIT FOR CLK 'L'
	MOV	C,P1.2	;READ DATA BIT
	CPL	с	;INVERT INCOMING DATA

PTER 3

	RRC	Α	;MOV DATA BIT INTO A
	DJNZ	R2,CRD_LOOP10	;NEXT BIT
	CLR	С	;
	RRC	A	
	CLR	с	;CLEAR BITS 6, 7 & 8
	RRC	A	
	CLR	C .	
	RRC	A	
	ORL	A,#30H	;DISPALYABLE CHARS
	MOV	@R0,A	;SAVE LRC BYTE
	ORL	LRC,#30H	
			;*** LRC CHECK
	ANL	LRC,#0FH	;USE LS NIBBLE
	ANL	A,#OFH	;LRC BYTE
	CJNE	A, LRC, CRD_ERR	;LRC IS INVALID
	MOV	ero,#eot	;FOR LCD STRING, END OF STRING
	MOV	R0,#CRD_BUF	
	MOV	@R0,#01	;STATUS BYTE 01 = GOOD, 0FFH = BAD
	SJMP	CRD_EXIT	
_ERR:			
	MOV	R0,#CRD_BUF	
	MOV	@RO,#OFFH	
	SJMP	CRD_EXIT	
LOOP3:			
	INC	RO	;NEXT BYTE IN CRD_BUFFER
	DJNZ	R3,CRD_LOOP1	;NEXT BYTE
EXIT:			
PTER 3		156	

RET

;END CARD READING ROUTINE

END

-

EQUATES.ASM

***************************************	*****
MEMORY I/O EQUATES	*
***************************************	*****

***************************************	**

1_CMD_WR	EQU	8000H	;INSTRUCTION WRITE
1_STAT	EQU	8001H	;READ LCD STATUS BIT, D7
1_DAT_WR	EQU	8002H	;DATA BUFFER WRITE
1_DAT_RD	EQU	8003H	;DATA BUFFER READ
2_CMD_WR	EQU	9000H	;INSTRUCTION WRITE
2_STAT	EQU	9001H	;READ LCD STATUS BIT, D7
2_DAT_WR	EQU	9002H	;DATA BUFFER WRITE
2_DAT_RD	EQU	9003H	;DATA BUFFER READ
K_JMP	EQU	0A000H	;LOCK AND JUMPERS
_DAT	EQU	0B000H	
_CMD	EQU	0B001H	
_1	EQU	0C000H	
_2	EQU	0D000H	
ZER	EQU	0E000H	
ר משתח		Đ۸C	F 158
LICK)		rAG	1. T.).

×

SCB	EQU	0F000H	;COMMS STATUS/CONTROL REG. CH B
DATB	EQU	0F001H	;DATA REG. CH B
ISCA	EQU	0F002H	;COMMS STATUS/CONTROL REG. CH A
IDATA	EQU	0F003H	;DATA REG. CH A

CONSTANT DEFINITION EQUATES

	EQU	09	;SPACE INDICATOR, ^I
CE	EQU	20H	;BLANK CHAR = ' '
J	EQU	0	
	EQU	13H	;INDICATES LED STRING
	EQU	0	;END OF STRING
N	EQU	87H	;POWER CONTROL REGISTER
ON	EQU	0C8H	;TIMER2 CONTROL REGISTER
P2H	EQU	ОСВН	;TIMER2 CAPTURE REG
P2L	EQU	OCAH	

EQU	70H	;POLLING TERMINAL
EQU	71H	;SELECTING TERMINAL
EQU	02	;START OF TEXT
EQU	03	;END OF TEXT
EQU	04	;
EQU	05	;ENQUIRE
EOU	06	<u>.</u>

PTER 3

	EQU	15H	
1	EQU	10H	;USED TO PRECEDE CONTROL CODES
0	EQU	30H	
1	EQU	31H	
DSP	EQU	01	;CLEARS LCD DISPLAYS
Е	EQU	02	;CURSOR HOME
Е	EQU	06	;INC
_ON_OFF	EQU	осн	;DISPLAY ON/OFF
CTION	EQU	38H	;8 BIT, 2 LINE, 7X5
E_1	EQU	080H	;WRITE TO LINE #1
E_2	EQU	осон	;WRITE TO LINE #2

INTELLIGENT POINT OF SALE TERMINAL





Figure 4-1. Single Board Computer

CHAPTER 4

CHAPTER

Þ,

PAGE

ŝ

Figure 4-2. I/O Decode





PAGE 4





SCHEMATIC DIAGRAMS







SCHEMATIC DIAGRAMS


4

PAGE 6





Figure

4

1

Ġ

.

Keyboard

Interface



4

-

.

PAGE

ω









PAGE 10



4

PAGE 11



Figure

4-11.

SBC

Silkscreen

PAGE 12





.

* DENOTES 100n DECOUPLING CAP

Figure 4-12. Terminal I/O Silkscreen



INTELLIGENT POINT OF SALE TERMINAL



.

PARTS LIST

1. SINGLE BOARD COMPUTER

SBC VER 3.00	0 SB	C.SCH		Rev	ision: B
Revised: (Octob	er 17, 1991			
Bill Of Mate	erial	s	October 17,	1991	19:22:29
Item Quant	tity	Reference		Part	
1	2	C2,C6		56pF	
2	7	C3,C7,C8,C9	,C10,C13,C15	10uF	
З	2	C4.C14		100 nF	

3	2	C4,C14	100nF
4	2	CN1, CN2	BOARD-BOARD
5	1	CN3	8 HEADER
6	1	D1	1N4148
7	1	JP1	JP3
8	2	Q1,Q2	VN1 0KM
9	1	R1	4k7
10	1	R2	10K
11	1	R3	1K
12	1	Ul	8032
13	1	U2	74HCT373
14	1	U3	2764/27128
15	1	U4	64256
16	1	U 5	D\$3695
17	l	U6	MAX232
18	1	Xl	9.216MHz

CHAPTER 5

2. INTELLIGENT TERMINAL (I/O) 2.1 INTELLIGENT TERMINAL (I/O) TERM1.SCH Revised: March 1, 1991 Revision: B Bill Of Materials October 17, 1991 18:12:53 Item Quantity Reference Part 1 1 C1 100nF 2 2 CN1,CN2 BOARD-BOARD 3 1 U1 20L10(TERM)

CHAPTER 5

2.2 BUZZ LOCK TERM# INTERFACE TERM2.SCH

Bill Of Materials October 17, 1991 18:34:22

Item	Quantity	Reference	Part
1	1	BZ1	BUZZER
2	2	C4,C21	100nF
3	2	C22,C26	luF
4	1	C23	100 nF
5	1	CN6	HEADER 5
6	1	CN22	HEADER 2
.7	1	D17	1N4148
8	1	Q5	VN10KM
9	1	R3	100K
10	3	RP1,R4,R18	10K
11	1	R5	ıĸ
12	1	R17	33R
13	1	SW1	SW DIP-4
14	1	U4	74HCT245
15	1	U14	LM556

- - - -

2.3 LED AND LCD INTERFACE TERM3.SCH

Bill Of Materials			October 17,	1991	18:36:50
Item	Quantity	Reference		Part	
1	2	C2,C3		100nF	
2	2	CN3, CN4		HEADER	10
3	2	CN13,CN14		HEADER	15
4	2	CN15,CN21		HEADER	3
5	1	RX1		160R	
6	2	RX2,RX3		1.5R	
7	2	U2,U3		74HCT37	74
8	1	U13		74HCT04	1

CHAPTER 5

.

PARTS LIST

-

2.4 CRD READER & CLK SOURCE TERM4.SCH

Bill Of Materials October 17, 1991 18:37:03

Item	Quantity	Reference	Part
1	2	C8,C9	22pF
2	2	C10,C11	100nF
3	1	CN5	HEADER 22
4	1	CN10	HEADER 5
5	1	U8	8751
6	1	U9	74HCT393
7	1	U13	74HCT04
8	1	XTAL1	7.3728MHz

.

2.5 UNIVERSAL KYB INTERFACE TERM5.SCH

Bill O	f Material	s	October 17	7, 19	991	18:55:	:45
Item	Quantity	Reference			Part		
1	3	C5,C6,C7			100nF		
2	3	CN7, CN8, CN9			HEADER	8	
3	12	D1,D4,D5,D6,	D7,D8,D10,		DIODE		
		D11,D12,D13,	D14,D15				
4	4	D1,D8,D9,D16	i		1N4148		
5	1	RP2			10K		
6	1	U5			8279		
7	1	U6			74HCT30	-ADS	
8	1	U7			74HCT13	8	

CHAPTER 5

2.6 DUAL RS232 INTERFACE TERM6.SCH

Bill Of Materials			October 17,	1991	19:15:16
Item	Quantity	Reference		Part	
1	1	C12		100nF	
2	8	C13,C14,C15,	C16,C17,C18,	10uF	
		C19,C20			
3	2	CN11, CN12		HEADER	10
4	2	R1,R2		10K	
5	1	U10		82530	
6	2	U11,U12		MAX232	

CHAPTER 5

2.7 SCANNER INTERFACE (OCI) TERM7.SCH

Bill Of Materials

October 17, 1991 19:08:16

Item Quantity		Reference	Part
1	2	C25,C27	220pF
2	2	CN16,CN23	HEADER 5X2
3	1	R6	10K
4	2	R7,R20	220R
5	2	R8,R19	120R
6	4	R9,R10,R21,R22	2R7 .5W
7	2	U15,U17	6N136
8	2	U16,U18	SN75452

2.8 DRAW AND RCPT SW INTERFACE TERM8.SCH

Bill O	f Material	5	October :	17,	1991	19:18:38
Item	Quantity	Reference			Part	
1	1	CN17			HEADER	2
2	3	CN18, CN19, CN	120		HEADER	4
3	2	D18,D19			1N4007	
4	2	Q1,Q2			MPSU06	
5	2	Q3,Q4			BC307	
6	2	R11,R14			22K	
7	2	R12,R15			560R	
8	2	R13,R16			10K	

2.9 EQUIV CCT 20L10 (DECODE) TERM9.SCH

Bill Of Materials October 17, 1991 19:18:50

Item	Quantity	Reference	Part
1	1	U1	74HCT138
2	1	U2	74HCT08
3	2	U3,U4 ·	74HCT32
4	1	U 5	74HCT04

CHAPTER 5

INTELLIGENT POINT OF SALE TERMINAL



جيد جاري ۽ ريند تعديدي

CHAPTER 6

BIBLIOGRAPHY

Advanced Micro Devices (AMD)

Programmable Logic

Boylestad & Nashelsky

Electronic Devices and Circuit Theory

Bourroughs

Series L Technical Manual

Dallas Semiconductor

Data Book

Floyd

Digital Fundamentals

Floyd

Electronic Devices

Intel

8-Bit Embedded Controllers 1989 Microsystems Components Handbook 1989 Microprocessors and Peripherals 1989 Microcommunications Handbook MCS-51 Users Guide MCS-52 Users Guide Micro/C-51

CHAPTER 6

الريا المتحور المتحرص والمراجع محاصي الحاج والما مستجه

IBM

XT Technical Reference Manual

IBM

AT Technical Reference Manual

Maxim

CMOS Data Acquisition Products 1988

Monolithic Memories

Large Scale Integration (LSI) Data Book

National Semiconductor

Linear Data Book

Logic Data Book

CMOS Data Book

Data Conversion, Interface and Bipolar LSI Data Book

Programmable Logic Data Book

Norton, P

Programmers Guide to the IBM PC

Optrex Corporation

Dot Matrix LCD Module - Users Guide

Scantech

MS7100 Symbol Scanner Publication

Sperry

Programming Considerations for Magnetic Stripe Readers

CHAPTER 6

Siliconix

Small Signal FET Design

Tokyo Electronic Company (TEC)

PC I/F Transmission Control Procedures for the MA -1190

Zilog

Z8030 / Z8530 SCC Serial Communications Controller 1983

Linear Technology

1990 Linear Applications Handbook

Matra-Harris Semiconductors (MHS)

Digital CMOS/HMOS

Memories

SOFTWARE PACKAGES

Orcad SDT, VST, PLD

MSWORD 5.0, MSWORD 4.0

Wordperfect 5.1

Drawperfect 1.1

HP's Drawing Gallery

Intel's Macro Assembler and Linker, ASM51 and RL51

IAR C51

Archemedes C51

ABEL

PCAD

