Please use this identifier to cite or link to this item:
https://etd.cput.ac.za/handle/20.500.11838/2513
DC Field | Value | Language |
---|---|---|
dc.contributor.advisor | Wheeler, Jacques | EN |
dc.contributor.advisor | Van der Merwe, Paul | EN |
dc.contributor.author | Slamdien, Muammar | - |
dc.date.accessioned | 2017-09-21T08:42:03Z | - |
dc.date.available | 2017-09-21T08:42:03Z | - |
dc.date.issued | 2017 | - |
dc.identifier.uri | http://hdl.handle.net/20.500.11838/2513 | - |
dc.description | Thesis (MTech (Electrical Engineering))--Cape Peninsula University of Technology, 2017. | en_US |
dc.description.abstract | This thesis reports on the research and development of techniques applied to mitigate interference from switch-mode power supplies in sampling receivers and also more specifically for FMCW radar receiver applications. During the system testing phase of an FMCW Radar at Reutech Radar Systems (RRS), it was found that a large false target was emerging on the Range-Doppler Map (RDM). It was concluded that the problem was originating from interference caused by the switch-mode power supplies (SMPS), which supply DC power to the radar receiver subsystem. This then created the need for a new DC power supply, which is able to minimize the interference, as well as, mitigate the effects of the interference caused by the switching of the power supply. The mitigation techniques and power supply development was divided four main sections, namely, research, simulation, design and evaluation. The research involved obtaining background information on sampling receivers, sampling theory, Range-Doppler Processing, switch-mode power supplies, their effects and mitigation thereof. In the simulation phase, the research was utilised to simulate the various interference mitigation techniques. A power supply PCB was then designed in the design phase to practically illustrate the techniques being utilised. Lastly, during evaluation, this PCB was evaluated against the criteria set out in the research phase. The results demonstrated that the technique of synchronising the PWM clock to the Sampling frequency and SRF yielded a significant reduction in the SMPS noise on the Range-Doppler Map. | en_US |
dc.language.iso | en | en_US |
dc.publisher | Cape Peninsula University of Technology | en_US |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-sa/3.0/za/ | - |
dc.subject | Switching power supplies | en_US |
dc.subject | Continuous wave radar | en_US |
dc.subject | Doppler radar | en_US |
dc.title | Mitigating interference from switch-mode power supplies in sampling receivers | en_US |
dc.type | Thesis | en_US |
Appears in Collections: | Electrical, Electronic and Computer Engineering - Master's Degree |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
208010149-Slamdien-Muammar-M.Eng-Chemical-Engineering-Eng-2017.pdf | Thesis | 5.28 MB | Adobe PDF | View/Open |
Page view(s)
845
Last Week
0
0
Last month
6
6
checked on Nov 24, 2024
Download(s)
475
checked on Nov 24, 2024
Google ScholarTM
Check
This item is licensed under a Creative Commons License